### Programming the Board

- **Overview**
- **Register tables**
- **Programming examples**
- **Initialization**
- **Initialization of Remote Products**
- **Error handling**
- **Gathering information from the card**
  - Card type
  - Hardware and PCB version
  - Reading currently used PXI slot No. (M4x only)
  - Firmware versions
  - Production date
  - Last calibration date (analog cards only)
  - Sourcing number
  - Maximum possible sampling rate
  - Installed memory
  - Installed features and options
  - Miscellaneous Card Information
  - Function type of the card
  - Used type of driver
  - Custom modifications
- **Reset**

### Digital Inputs

- **Channel Selection**
  - Important note on channel selection
  - Read out of input features
  - Setting up the input threshold and termination (single-ended models only)

### Acquisition modes

- **Overview**
- **Setup of the mode**
- **Commands**
  - Card Status
  - Acquisition cards status overview
  - Generation card status overview
  - Data Transfer
  - Standard Single acquisition mode
    - Card mode
    - Memory, Pre- and Posttrigger
    - Example
    - FIFO Single acquisition mode
      - Card mode
      - Length and Pretrigger
      - Difference to standard single acquisition mode
      - Example FIFO acquisition
  - Limits of pre trigger, post trigger, memory size
  - Buffer handling
  - Data organisation

### Clock generation

- **Overview**
- **Clock Mode Register**
- **The different clock modes**
- **Details on the different clock modes**
  - Standard internal sampling clock (PLL)
  - Oversampling
  - External clock (reference clock)
  - PXI Reference Clock (M4x cards only)
  - Direct external clock (state clock)
- **Clock Delay (for state clock)**
- **Clock Edge Selection**
- **Setting up Ext0 clock threshold and termination (single-ended models only)**
Trigger modes and appendant registers ................................................................. 77
  General Description.................................................................................................. 77
  Trigger Engine Overview.......................................................................................... 77
  Trigger masks ........................................................................................................... 78
  Trigger OR mask....................................................................................................... 78
  Trigger AND mask.................................................................................................... 79
  Software trigger........................................................................................................ 81
  Force- and Enable trigger......................................................................................... 81
  Trigger delay............................................................................................................. 82
  External trigger......................................................................................................... 82
  External Trigger Mode............................................................................................... 83
  Setting up the trigger ExO threshold and termination (single-ended models only) .... 83
  Channel (pattern) trigger.......................................................................................... 83
  Channel Trigger Mode.............................................................................................. 83
  Edge and level triggers............................................................................................ 84
  Examples for pattern matching................................................................................. 86

Multi Purpose I/O Lines ............................................................................................ 88
  On-board I/O lines (X0, X1, X2)............................................................................. 88
  Special behavior of trigger output.......................................................................... 89
  Setting up the X0, X1 threshold and termination (single-ended models only) ......... 89
  PXI Trigger (M4x PXIe cards only).......................................................................... 90
  PXI Trigger Mode Registers..................................................................................... 90
  PXI Trigger Sources within the Trigger Masks....................................................... 91
  PXI Trigger Setup Example...................................................................................... 91

Mode Multiple Recording ......................................................................................... 93
  Recording modes...................................................................................................... 93
  Standard Mode......................................................................................................... 93
  FIFO Mode............................................................................................................... 93
  Limits of pre trigger, post trigger, memory size..................................................... 94
  Multiple Recording and Timestamps..................................................................... 94
  Trigger Modes.......................................................................................................... 95
  Trigger Counter......................................................................................................... 95
  Programming examples............................................................................................ 95

Mode Gated Sampling ............................................................................................... 96
  Acquisition modes.................................................................................................... 96
  Standard Mode......................................................................................................... 96
  FIFO Mode............................................................................................................... 96
  Limits of pre trigger, post trigger, memory size..................................................... 97
  Programming examples............................................................................................ 97

Timestamps ............................................................................................................. 99
  General information.................................................................................................. 99
  Example for setting timestamp mode:...................................................................... 100
  Timestamp modes.................................................................................................... 100
  Standard mode........................................................................................................ 100
  Star/Reset mode...................................................................................................... 100
  RetClock mode........................................................................................................ 101
  Reading out the timestamps.................................................................................... 102
  General.................................................................................................................... 102
  Data Transfer using DMA....................................................................................... 103
  Data Transfer using Polling..................................................................................... 104
  Comparison of DMA and polling commands......................................................... 105
  Data format.............................................................................................................. 105
  Combination of Memory Segmentation Options with Timestamps....................... 106
  Multiple Recording and Timestamps.................................................................... 106

Option Star-Hub (M3i and M4i only) ................................................................. 108
  Star-Hub introduction............................................................................................. 108
  Star-Hub trigger engine.......................................................................................... 108
  Star-Hub clock engine............................................................................................ 108
  Software Interface.................................................................................................. 108
  Star-Hub Initialization............................................................................................. 108
  Setup of Synchronization....................................................................................... 110
  Setup of Trigger...................................................................................................... 110
  Run the synchronized cards.................................................................................. 111
  SH-Direct: using the Star-Hub clock directly without synchronization.................. 112
  Error Handling....................................................................................................... 112
# Option Remote Server

**Introduction**

Installing and starting the Remote Server

Windows

Linux

Detecting the digitizerNETBOX

Discovery Function

Finding the digitizerNETBOX/generatorNETBOX in the network

Troubleshooting

Accessing remote cards

# Appendix

**Error Codes**

Spectrum Knowledge Base

Temperature sensors

Temperature read-out registers

Temperature hints

77xx temperatures and limits

Details on M4i/M4x cards status LED

Turning on card identification LED

Pin assignment of the digital VHDCI connector

Pin Assignment for 32 channel single-ended version

Pin Assignment for 32 channel differential (LVDS) version

Continuous memory for increased data transfer rate

Background

Setup on Linux systems

Setup on Windows systems

Usage of the buffer
Preface

This manual provides detailed information on the hardware features of your Spectrum board. This information includes technical data, specifications, block diagram and a connector description.

In addition, this guide takes you through the process of installing your board and also describes the installation of the delivered driver package for each operating system.

Finally, this manual provides you with the complete software information of the board and the related driver. The reader of this manual will be able to integrate the board in any PC system with one of the supported bus and operating systems.

Please note that this manual provides no description for specific driver parts such as those for IVI, LabVIEW or MATLAB. These driver manuals are available on USB-Stick or on the Spectrum website.

For any new information on the board as well as new available options or memory upgrades please contact our website www.spectrum-instrumentation.com. You will also find the current driver package with the latest bug fixes and new features on our site.

Please read this manual carefully before you install any hardware or software. Spectrum is not responsible for any hardware failures resulting from incorrect usage.

Overview

M4i cards for PCI Express (PCIe)

The M4i generation is the fast streaming and high performance platform from Spectrum. The ¾ length cards are available in different speed grades and resolutions with best performance.

The cards have been optimized for extremely fast data transfer and allow to read data for online analysis or offline storage with more than 3 GB/s using the PCI Express x8 Gen 2 bus interface. Mechanically the card family needs x8 or x16 lane PCI Express connectors with any PCI Express generation. Electrically the card can handle smaller number of PCI Express lanes with reduced transfer speed.

When using high sampling rates the 4 GByte standard on-board memory (2 GSamples for cards with 12/14/16 bit resolution) is sufficient to acquire up to several seconds of high-speed data. The M4i cards are carefully designed and offer an optimized clock section, a wide range of trigger possibilities, new and improved features, easy usability and programming as well as an outstanding software support.

The PCI Express bus was first introduced in 2004. In today’s standard PC there are usually two to six slots available for instrumentation boards. Special industrial PC's offer up to a maximum of 16 slots. The PCI Express Gen2 standard theoretically delivers up to 8 GByte/s data transfer rate per x16 slot. The Spectrum M4i boards are available as PCI Express x8 [eight lane] Gen2, 3/4 length card.

Within this document the name M4i or M4i.xxxx is used as a synonym for the PCI Express version with the full name of M4i.xxxx-x8 to enhance readability. The exact order information can be found in the related passage in this manual.

General Information

The M4i.77xxx-x8 series digital waveform acquisition card which is available with different front-ends and different speed grades. The digital waveform acquisition card features a PCI Express x8 Gen 2 interface that offers outstanding data streaming performance. The interface and Spectrum’s optimized drivers enable data transfer rates in excess of 3 GB/s so that signals can be continuously recorded at even the highest sampling speed.

While the cards have been designed using the latest technology they are still software compatible with the drivers from earlier Spectrum digitizers. So, existing customers can use the same software they developed for a 10 year old Digital I/O card and for an M4i series 720 MS/s digital waveform acquisition card.

Data is written in the internal 4 GByte large memory. This memory can also be used as a FIFO buffer. In FIFO mode data will be transferred online into the PC RAM or to hard disk.

Application examples: Recording of digital data, chip test, system test, pattern recognition, laboratory, development.
Connector location at the M4i.77xx series

The following overview shows the location of the two connectors of the M4i.77xx series. The different models only differ in speed and interface setup and are all using the same connectors.

- M4i.7710-x8
- M4i.7720-x8
- M4i.7730-x8
- M4i.7725-x8
- M4i.7735-x8
Additional options

Star-Hub (M4i only)

The star hub module allows the synchronization of up to 8 M4i cards. It is possible to synchronize only cards of the same family with each other.

Two different versions of the star-hub module allowing the synchronization of up to 8 cards are available. A version that is mounted on top of the carrier card as a piggy-back module (option SH8tm) extending the width of the card to two slots.

The second version (option SH8ex) is mounted behind the card and extends the M4i base card to a full-length PCI Express card. Therefore it requires the availability of a full-length slot in the system but does not need the space of an additional slot.

The module acts as a star hub for clock and trigger signals. Each board is connected with a small cable of the same length, even the master board. That minimizes the clock skew between the different cards. The picture shows the piggy-back module mounted on the base board schematically without any cables to achieve a better visibility.

The carrier card acts as the clock master and the same or any other card can be the trigger master. All trigger modes that are available on the master card are also available if the synchronization star-hub is used.

The cable connection of the boards is automatically recognized and checked by the driver when initializing the star-hub module. So no care must be taken on how to cable the cards. The star-hub module itself is handled as an additional device just like any other card and the programming consists of only a few additional commands.

Digital I/O with Dig-SMA (M4i.44xx only)

The Digital I/O options „Dig-SMA“ adds eight additional Multi-Purpose I/O lines to the card.

All eight lines are provided via SMA miniature coaxial connectors, just like the analog channels or clock and trigger input.

All of these lines are mounted on the PCI bracket and are hence accessible from the outside of the PC.

These lines extend the already existing Multi-Purpose I/O lines that come standard with the main card (X0 .. X2) and are intended to expand the number of available digital lines, that can be recorded synchronously alongside the analog channels.

Although the capabilities of these additional lines are not identical to those on the main card, they are consistently named (X3 .. X10).

Either one of the two Star-Hub or the DigSMA option can be mounted on any board physically at any given time. It is not possible to mount a Star-Hub and a digital option DigSMA onto the same board.
The Spectrum type plate

The Spectrum type plate, which consists of the following components, can be found on all of our boards. Please check whether the printed information is the same as the information on your delivery note. All this information can also be read out by software:

1. The board type, consisting of the two letters describing the bus (in this case M4i for the PCI Express x8 bus) and the model number.

2. The size of the on-board installed memory in MSample or GSample. In this example there are 2 GS = 2048 MSample (4 GByte = 4096 MByte) installed.

3. The serial number of your Spectrum board. Every board has a unique serial number.

4. A list of the installed options. A complete list of all available options is shown in the order information. In this example no additional options are installed.

5. The base card version, consisting of the printed circuit board (PCB) version, the hardware version and the firmware version.

6. The version of the analog/digital front-end module, consisting of the printed circuit board (PCB) version, the hardware version and the firmware version (if available). If no programmable device is located on the module, the firmware field is left empty.

7. The date of production, consisting of the calendar week and the year.

8. The version of the extension module (such as a Starhub) if one is installed, consisting of the printed circuit board (PCB) version, the hardware version and the firmware version. If no extension module is installed this part is left empty.

Please always supply us with the above information, especially the serial number in case of support request. That allows us to answer your questions as soon as possible. Thank you.
Hardware information

Block diagram differential input version

Block diagram single-ended input version
Technical Data

**Differential Interface**
- **Available inputs**: Data D0 to D31, Trigger (TrigIn), Strobe, Clock (ClkIn), X0, X1
- **Data Channel Selection**: software programmable 32 channels, 16 channels, 8 channels
- **Data/Control Input Compatibility**: software programmable LVDS, LVPECL, PECL, (N)ECL, universal differential inputs
- **Input Coupling**: DC
- **Input Type**: high-speed comparator
- **Input maximum voltage levels**: 3.0 V to +5.0 V, max difference between inputs ±8 V
- **Input voltage hysteresis**: 25 mV
- **Input termination**: differential termination with 125 Ω
- **Open inputs**: fail save -> defined and fixed input level with open inputs, no external termination necessary
- **Available outputs**: Clock (ClkOut), Trigger (TrigOut), X0, X1
- **Output signal type**: LVDS

**Single-Ended Interface**
- **Available inputs**: Data D0..D31, Trigger (TrigIn), Strobe, Clock (ClkIn), Multi-Purpose In (X0, X1) + Out (X0, X1, X2)
- **Data Channel Selection**: software programmable 32 channels, 16 channels, 8 channels
- **Data/Control Input Compatibility**: compatible to 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, 5.0V (LV)TTL and (LV)CMOS logic levels
- **Input Coupling**: DC
- **Input Type**: high-speed comparator
- **Input threshold level**: software programmable 0.0 V to 4.0 V in steps of 10 mV, separately programmable for (D0..D7), (D8..D15), (D16..D23), (D24..D31), TrigIn, ClkIn, StrobeIn, (X0..X1)
- **Input maximum voltage levels**: -3.0 V to +5.0 V
- **Input voltage hysteresis**: 25 mV
- **Input termination**: software programmable 75 Ω (to GND) / 4.7 kΩ (to GND), separately programmable for (D0..D7), (D8..D15), (D16..D23), (D24..D31), TrigIn, ClkIn, StrobeIn, X0, X1
- **Open inputs**: fail save -> defined and fixed input level with open inputs, no external termination necessary
- **Available outputs**: Clock (ClkOut), Multi-Purpose Out (X0, X1, X2)
- **Output signal type**: 3.3V LVTTL compatible

**Trigger**
- **Available trigger sources**: software programmable External trigger, pattern trigger, software
- **Trigger edge**: software programmable Rising edge, falling edge or both edges
- **Trigger delay**: software programmable 0 to (8G samples - 32) = 8589934576 Samples in steps of 32 samples
- **Pretrigger at Multi, Gate, FIFO**: software programmable 32 up to 4096 samples in steps of 32
- **Posttrigger**: software programmable 32 up to 8G samples in steps of 32 [defining pretrigger in standard scope mode]
- **Memory depth**: software programmable 32 up to [installed memory / number of active channels] samples in steps of 32
- **Multiple Recording segment size**: software programmable 32 up to [installed memory / 2 / active channels] samples in steps of 32
- **Internal/External trigger accuracy**: 1 sample
- **Timestamp modes**: software programmable Standard, Startreset, external reference clock on X1 (e.g. PPS from GPS, IRIG-B)
- **Data format**: Std., Startreset: 64 bit counter, increments with sample clock (reset manually or on start)
- **RefClock**: 24 bit upper counter (increment with RefClock)
- **Extra data**: software programmable none, acquisition of X0/X1 inputs at trigger time
- **Size per stamp**: 128 bit = 16 bytes

**Multi Purpose I/O lines (on VHDCI connector)**
- **Number of multi purpose lines**: three named X0 and X1, separate lines for input and output, X2 (output only)
- **Input available signal types**: software programmable Asynchronous Digital-In, Timestamp Reference Clock
- **Output available signal types**: software programmable Asynchronous Digital-Out, Run, Arm, Trigger, PLL RefClk
- **Multi Purpose input impedance (Diff.)**: software programmable differential termination with 125 Ω
- **Multi Purpose input impedance (SE)**: software programmable 75 Ω (to GND) / 4.7 kΩ (to GND), separately programmable for X0 and X1
- **Multi Purpose input type (Diff.)**: software programmable LVDS, LVPECL, PECL, (N)ECL, universal differential inputs
- **Multi Purpose input type (SE)**: software programmable compatible to 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, 5.0V (LV)TTL and (LV)CMOS logic levels
- **Multi Purpose input threshold level (SE)**: software programmable 0.0 V up to 4.0 V in steps of 10 mV (common programmable level for X0 and X1)
- **Multi Purpose output type (Diff.)**: Differential LVDS
- **Multi Purpose output type (SE)**: 3.3V (LV)TTL compatible

**Power Source (on VHDCI connector)**
- **Number of power pins**: 6
- **Voltage**: 3.3 V
- **Maximum current**: 500 mA combined on all pins
- **Fuse**: Self resetting fuse (PTC)
Clock
Clock Modes: software programmable
Internal clock accuracy: ≤ ±20 ppm
Internal clock setup granularity: 1 Hz
Clock setup range gaps: 562 MHz to 574 MHz (no clock setup possible in that range)

Primary Clk-In (Ext0) as reference clock
- External reference clock range: ≥ 10 MHz and ≤ 1 GHz
- External reference clock input impedance (Diff.): differential termination with 125 Ω
- External reference clock input type (Diff.): LVDS, LVPECL, PECL, (N)ECL, universal differential inputs
- External reference clock input type (SE): compatible to 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, 5.0V (LV)TTL and (LV)CMOS logic levels
- External reference clock input impedance (SE): 75 Ω (to GND) / 4.7 kΩ (to GND)
- External reference clock input threshold level (SE): software programmable 0.0 V up to 4.0 V in steps of 0.1 mV
- External reference clock input edge: Rising edge
- External reference clock input duty-cycle requirement: 45% to 55%
- External reference clock input requirements: no frequency changes, no gaps

Primary Clk-In (Ext0) as state clock
- External state clock input coupling: AC
- External secondary clock input coupling: differential termination with 100 Ω
- External secondary clock input type: LVPECL
- External state clock input impedance (Diff.): differential termination with 125 Ω
- External state clock input type (Diff.): LVDS, LVPECL, PECL, (N)ECL, universal differential inputs
- External state clock input type (SE): compatible to 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, 5.0V (LV)TTL and (LV)CMOS logic levels
- External state clock input threshold level (SE): software programmable 0.0 V up to 4.0 V in steps of 0.1 mV
- External state clock input edge: software programmable Rising edge or falling edge (SDR) or both edges (DDR)
- External state clock delay: software programmable 0 ps to 2000 ps with a step size of 40 ps

Secondary Clk-In-AC (Ext1) as state clock
- External secondary clock input coupling: AC
- External secondary clock input type: LVPECL
- External secondary clock input voltage swing: ±100 mV up to ±1.7 V
- Sampling clock output type: Differential LVDS
- Sampling clock output type (SE): compatible to 3.3V (LV)TTL
- Sampling clock output frequency: Internal or External reference clock (disabled for frequencies above 125 MHz on SE models)
- Star-Hub synchronization clock modes: software selectable Internal clock, External reference clock (state clock is not available with synchronization)

Clock Limits
<table>
<thead>
<tr>
<th>Interface</th>
<th>M4i.7710-x8</th>
<th>M4i.7720-x8</th>
<th>M4i.7730-x8</th>
<th>M4i.7725-x8</th>
<th>M4i.7735-x8</th>
</tr>
</thead>
<tbody>
<tr>
<td>minimum internal clock</td>
<td>610 S/s</td>
<td>610 S/s</td>
<td>610 S/s</td>
<td>610 S/s</td>
<td>610 S/s</td>
</tr>
<tr>
<td>maximum internal clock</td>
<td>125 MS/s</td>
<td>250 MS/s</td>
<td>720 MS/s</td>
<td>250 MS/s</td>
<td>720 MS/s</td>
</tr>
<tr>
<td>minimum state clock (Ext 0)</td>
<td>DC</td>
<td>DC</td>
<td>DC</td>
<td>DC</td>
<td>DC</td>
</tr>
<tr>
<td>minimum state clock (Ext 1)</td>
<td>30 kHz</td>
<td>30 kHz</td>
<td>30 kHz</td>
<td>30 kHz</td>
<td>30 kHz</td>
</tr>
<tr>
<td>maximum state clock (single data rate)</td>
<td>125 MHz</td>
<td>250 MHz</td>
<td>350 MHz</td>
<td>250 MHz</td>
<td>350 MHz</td>
</tr>
<tr>
<td>maximum state clock (double data rate)</td>
<td>62.5 MHz</td>
<td>125 MHz</td>
<td>350 MHz</td>
<td>125 MHz</td>
<td>350 MHz</td>
</tr>
<tr>
<td>maximum state clock data rate (SDR)</td>
<td>125 MHz/ps</td>
<td>250 MHz/ps</td>
<td>350 MHz/ps</td>
<td>250 MHz/ps</td>
<td>350 MHz/ps</td>
</tr>
<tr>
<td>maximum state clock data rate (DDR)</td>
<td>125 MHz/ps</td>
<td>250 MHz/ps</td>
<td>700 MHz/ps</td>
<td>250 MHz/ps</td>
<td>700 MHz/ps</td>
</tr>
</tbody>
</table>

Timings
<table>
<thead>
<tr>
<th>Signal type</th>
<th>External reference clock Input</th>
<th>State Clock Input</th>
</tr>
</thead>
<tbody>
<tr>
<td>Setup</td>
<td>Ext 0</td>
<td>No Clk Delay</td>
</tr>
<tr>
<td>Hold</td>
<td>Ext 0</td>
<td>Max. Clk Delay</td>
</tr>
<tr>
<td>Delay</td>
<td>Ext 0</td>
<td>No Clk Delay</td>
</tr>
</tbody>
</table>

Connectors
Number of connectors: 2
Connector type: 68 pin standard VHDCI
Connector impedance: 125 Ω (differential), 75 Ω (single-ended)
Cable recommendations: compatible to SCSI ultra-320, double shielded, twisted pair, max length 1 m, cable twisting: Pin1/Pin35, Pin2/Pin36... Pin34/68
Environmental and Physical Details

Dimension (Single Card)  
L x H x W: 241 mm (¾ PCIe length) x 107 mm x 20 mm (single slot width)

Dimension (Card with option SH8tm installed)  
241 mm (¾ PCIe length) x 107 mm x 40 mm (double slot width, extends W by 1 slot right of the main card’s bracket, on „component side“ of the PCIe card)

Dimension (Card with option SH8ex installed)  
Extensions L to 312 mm (full PCIe length) x 107 mm x 20 mm (single slot width)

Dimension (Card with option M4i.44xx-DigSMA installed)  
241 mm (¾ PCIe length) x 107 mm x 40 mm (double slot width, extends W by 1 slot left of the main card’s bracket, on „solder side“ of the PCIe card)

Weight (M4i.44xx series) maximum 290 g
Weight (M4i.22xx, M4i.23xx, M4i.66xx, M4i.77xx series) maximum 420 g
Weight (Option star-hub -sh8ex, -sh8tm) including 8 sync cables 130 g
Weight (Option M4i.44xx-DigSMA) TBD g
Warm up time 10 minutes
Operating temperature 0°C to 50°C
Storage temperature -10°C to 70°C
Humidity 10% to 90%
Dimension of packing 1 or 2 cards 470 mm x 250 mm x 130 cm
Volume weight of packing 1 or 2 cards 4 kgs

PCI Express specific details

PCIe slot type x8 Generation 2
PCIe slot compatibility (physical) x8/x16
PCIe slot compatibility (electrical) x1, x2, x4, x8, x16 with Generation 1, Generation 2, Generation 3, Generation 4
Sustained streaming mode (Card-to-System):
M4i.22xx, M4i.23xx, M4i.44xx, M4i.77xx  > 3.4 GB/s (measured with a chipset supporting a TLP size of 256 bytes, using PCIe x8 Gen2)
Sustained streaming mode (System-to-Card):
M4i.66xx  > 2.8 GB/s (measured with a chipset supporting a TLP size of 256 bytes, using PCIe x8 Gen2)

Certification, Compliance, Warranty

EMC Immunity Compliant with CE Mark
EMC Emission Compliant with CE Mark
Product warranty 5 years starting with the day of delivery
Software and firmware updates Lifetime, free of charge

Power Consumption

<table>
<thead>
<tr>
<th>M4i.771.x8, M4i.772.x8</th>
<th>Power output 0mA</th>
<th>3.3V</th>
<th>12V</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>0.2A</td>
<td>2.9A</td>
<td>35W</td>
</tr>
<tr>
<td>M4i.773.x8</td>
<td>Power output 0mA</td>
<td>0.2A</td>
<td>3.1A</td>
<td>38W</td>
</tr>
</tbody>
</table>

MTBF

MTBF 100000 hours
Order Information

The card is delivered with 4 GByte on-board memory and supports standard acquisition (Scope), FIFO acquisition (streaming), Multiple Recording, Gated Sampling and Timestamps. Operating system drivers for Windows/Linux 32 bit and 64 bit, examples for C/C++, LabVIEW (Windows), MATLAB (Windows and Linux), .NET, Delphi, Java, Python and a Base license of the oscilloscope/logic-analyzer software SBench 6 are included.

Adapter cables are not included. Please order separately!

### PCI Express x8

<table>
<thead>
<tr>
<th>Order no.</th>
<th>Channels</th>
<th>Interface</th>
<th>Standard mem</th>
<th>Sampling Clock</th>
<th>State Clock</th>
</tr>
</thead>
<tbody>
<tr>
<td>M4i.7710-x8</td>
<td>32</td>
<td>Single-Ended</td>
<td>4 GByte</td>
<td>125 MBit/s</td>
<td>125 MBit/s</td>
</tr>
<tr>
<td>M4i.7720-x8</td>
<td>32</td>
<td>Single-Ended</td>
<td>4 GByte</td>
<td>250 MBit/s</td>
<td>250 MBit/s</td>
</tr>
<tr>
<td>M4i.7730-x8</td>
<td>32</td>
<td>Single-Ended</td>
<td>4 GByte</td>
<td>720 MBit/s</td>
<td>700 MBit/s</td>
</tr>
<tr>
<td>M4i.7725-x8</td>
<td>32</td>
<td>Differential</td>
<td>4 GByte</td>
<td>250 MBit/s</td>
<td>250 MBit/s</td>
</tr>
<tr>
<td>M4i.7735-x8</td>
<td>32</td>
<td>Differential</td>
<td>4 GByte</td>
<td>720 MBit/s</td>
<td>700 MBit/s</td>
</tr>
</tbody>
</table>

### Options

<table>
<thead>
<tr>
<th>Order no.</th>
<th>Option</th>
</tr>
</thead>
<tbody>
<tr>
<td>M4i.xxxx-SH8ex</td>
<td>Synchronization Star-Hub for up to 8 cards (extension), only one slot width, extension of the card to full PCI Express length (312 mm). 8 synchronization cables included.</td>
</tr>
<tr>
<td>M4i.xxxx-SH8tm</td>
<td>Synchronization Star-Hub for up to 8 cards (top mount), two slots width, top mounted on card. 8 synchronization cables included.</td>
</tr>
<tr>
<td>M4i-upgrade</td>
<td>Upgrade for M4i.xxxx: Later installation of option Star-Hub</td>
</tr>
</tbody>
</table>

### VHDCI Cable

<table>
<thead>
<tr>
<th>Order no.</th>
<th>Option</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cab-v68-v68-100</td>
<td>Shielded twisted-pair cable VHDCI to VHDCI, 100 cm, 125 Ω differential, 90 Ω single-ended</td>
</tr>
<tr>
<td>Cab-v68-v68-300</td>
<td>Shielded twisted-pair cable VHDCI to VHDCI, 300 cm, 125 Ω differential, 90 Ω single-ended</td>
</tr>
</tbody>
</table>

### Software SBench6

<table>
<thead>
<tr>
<th>Order no.</th>
<th>Option</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBench6</td>
<td>Base version included in delivery. Supports standard mode for one card</td>
</tr>
<tr>
<td>SBench6-Pro</td>
<td>Professional version for one card: FIFO mode, export/import, calculation functions</td>
</tr>
<tr>
<td>SBench6-Multi</td>
<td>Option multiple cards: Needs SBench6-Pro. Handles multiple synchronized cards in one system</td>
</tr>
<tr>
<td>Volume Licenses</td>
<td>Please ask Spectrum for details</td>
</tr>
</tbody>
</table>

### Software Options

<table>
<thead>
<tr>
<th>Order no.</th>
<th>Option</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPc-RServer</td>
<td>Remote Server Software Package - LAN remote access for M2i/M3i/M4i/M4x/M2p cards</td>
</tr>
<tr>
<td>SPc-SCAPP</td>
<td>Spectrum’s CUDA Access for Parallel Processing - SDK for direct data transfer between Spectrum card and CUDA GPU. Includes RDMA activation and examples. Signed NDA needed for access</td>
</tr>
</tbody>
</table>

(1): Just one of the options can be installed on a card at a time.
(2): Third party product with warranty differing from our export conditions. No volume rebate possible.
Hardware Installation

ESD Precautions
All Spectrum boards contain electronic components that can be damaged by electrostatic discharge (ESD).

Before installing the board in your system or protective conductive packaging, discharge yourself by touching a grounded bare metal surface or approved anti-static mat before picking up this ESD sensitive product.

Sources of noise
Noise sensitive analog devices, such as analog acquisition and generator boards should be placed physically as far away from any noise producing source (like e.g. the power supply) as possible. It should especially be avoided to place the board in the slot directly adjacent to another fast board like e.g. a graphics controller.

Cooling Precautions
The boards of the M4i.xxxx-x8 and M4x.xxxx-x4 series operate with components having very high power consumption at high speeds. For this reason it is absolutely required to cool the boards sufficiently.

For all M4i cards it is absolutely mandatory to have installed cooling fans specifically providing a stream of air across the board’s surface.

• Make absolutely sure, that the on-board fan on the M4i card is not blocked by PC internal cabling or any other means.
• Ensure that there is plenty of space around the PC chassis fan’s intake and exhaust vents, both inside and outside the chassis.
• If your chassis includes fan filters, make sure that these are regularly cleaned.
• Set the rotation speed for all chassis fans and especially those providing air for the PCIe/PXe cards to highest setting in the BIOS/UEFI.
• Whenever possible leave the slot adjacent to the M4i/M4x card empty. This allows for best possible air flow over the card’s surface.
• If you do need to use any adjacent slots, preferably install cards, that grant the most clearance between the devices, such as low-profile adapters.
• If available install filler panels with ventilation holes for all unused PCI or PCI Express slots to allow for additional air flow for the M4i cards and serve as an additional outtake.

Connector Handling Precautions
The connectors used on this product are designed for high signal quality and good shielding. Due to the limited space on the front-panel they have to be as small as possible to fit the needed signal connections on the front panel. Therefore these connectors are vulnerable to mechanical damages when used not properly. Especially SMB and MMCX connectors may be broken when not operated correctly.

Always dismount the connections by operating the connector itself and not the cable. Always move the cable connector in a straight line from the board connector. Do not cant the connector when opening the connection. A broken connector can only be replaced in factory and is not covered by warranty.
M4i PCIe Cards

System Requirements
All Spectrum M4i.xxxx-x8 instrumentation cards are compliant to the PCI Express 2.0 standard and require in general one free 3/4 length PCI Express slot. This can mechanically either be a x8 or x16 slot, electrically all lane widths are supported, be it x1, x4, x8 or x16. Some x16 PCIe slots are for the use of graphic cards only and can not be used for other cards. Please consult your mainboard manual for details. Depending on the installed options additional free slots can be necessary.

Installing the M4i board in the system

Installing a single board without any options
Before installing the board you first need to unscrew and remove the dedicated blind-bracket usually mounted to cover unused slots of your PC. Please keep the screw in reach to fasten your Spectrum card afterwards. All Spectrum M4i cards mechanically require one PCI Express x8 or x16 slot (electrically either x1, x4, x8 or x16). Now insert the board slowly into your computer. This is done best with one hand each at both fronts of the board.

- Please take especial care to not bend the card in any direction while inserting it into the system. Bending of the card may damage the PCB totally and is not covered by the standard warranty.

- Please be very careful when inserting the board in the slot, as most of the mainboards are mounted with spacers and therefore might be damaged if they are exposed to high pressure.

After the insertion of the board fasten the screw of the bracket carefully, without overdoing.

Installing the M4i.xxxx-x8 PCI Express card in a PCIe x8 or x16 slot:
Additional notes on PCIe x16 slot retention

M4i-xxx-x8 cards starting with hardware version V7 (which includes the new PCB revision V1.2) do have an additional PCIe retention hook (hockey stick) added to the PCB.

That allows the card to be additionally locked when being installed into a PCIe x16 slot.

When installing the card in a x16 slot, make sure that the locking mechanism of the slots properly lock in place with the retention hook.

In the case that there are any components on the mainboard in the way of the retention hook when installing the card in an x8 slot, you can remove the hook by carefully breaking it off at its perforation line.

Providing additional power to M4i.xxxx-x8 cards

All PCI Express cards, with the exception of graphic adapters, are per specification only allowed to consume a maximum power of 25W per card. While some of the M4i PCIe cards are specified with a power consumption to meet these power limits, many do consume more than 25W of total power.

This is why all M4i cards can be optionally supplied with the required voltages via a dedicated PCIe 6-pin power connector directly from the system power supply.

As part of its power-on routine, the card will automatically detect, whether a cable is plugged or not and will give preference to the cable-supplied voltages.

Although it would be considered good practice to always provide the power via cable in case the card’s rated power consumption is above the 25W limit, in typical system setups with one or at maximum two cards installed, not doing so and using just the slot power usually works out perfectly fine. Having more M4i cards in a system will definitely require a separate power cable per card.

Please only connect 6-pin PCIe power cables to the M4i cards power connector and make absolutely sure, that its three lower row wires are marked yellow (hence providing 12V) and the three upper row wires (the side of the connector’s retention hook) are marked black providing a connection to system ground (GND), as shown on the picture.

Installing a M4i.44xx board with digital inputs/outputs mounted on an extra bracket

Before installing the board you first need to unscrew and remove the dedicated blind-bracket usually mounted to cover unused slots of your PC. Please keep the screw in reach to fasten your Spectrum card afterwards. All Spectrum M4i cards mechanically require one PCI Express x8 or x16 slot (electrically either x1, x4, x8 or x16). Now insert the board with its attached extra bracket slowly into your computer. This is done best with one hand each at both fronts of the board.

Please take special care to not bend the card in any direction while inserting it into the system. A bending of the card may damage the PCB totally and is not covered by the standard warranty.

Please be very carefully when inserting the board in the PCI slot, as most of the mainboards are mounted with spacers and therefore might be damaged they are exposed to high pressure.
After the board’s insertion fasten the screws of both brackets carefully, without overdoing. The figure shows a board with the option installed.

Installing multiple boards synchronized by star-hub option

Precautions M4i cards with Star-Hub option (SH8ex)
Due to the length of the SMA connectors on the card’s bracket in combination with the full-length of a card having the option SH8ex installed, it may be necessary with some computer case designs, to remove the black plastic retainer bracket from the end of the M4i card’s main PCB to properly plug the card into the PCIe slot.

In case the retainer must be removed, an alternative to steadily holding the back of the PCB should then be implemented (if not already present in the case design).

This is especially critical, when the probability exists that the computer may be subject to sudden movement, shock or during shipment!

⚠️ When fitting the card, please take care not the damage the motherboard with the lower edge of the metal front connector bracket.

Hooking up the boards
Before mounting several synchronized boards for a multi channel system into the PC you can hook up the cards with their synchronization cables first. If there is enough space in your computer’s case (e.g. a big tower case) you can also mount the boards first and hook them up afterwards. Spectrum ships the card carrying the star-hub option together with the needed amount of synchronization cables. All of them are matched to the same length, to achieve a zero clock delay between the cards.

Only use the included flat ribbon cables.
All of the cards, including the one that carries the star-hub piggy-back module, must be wired to the star-hub.

It does not matter which of the available connectors on the star-hub module you use for which board. The software driver will detect the types and order of the synchronized boards automatically.

All of the synchronization cables are secured against wrong plugging, but nonetheless you should take care to have the pin 1 markers on the connector and on the cable on the same side, as the figure on the right is showing.

Mounting the wired boards
Before installing the cards you first need to unscrew and remove the dedicated blind-brackets usually mounted to cover unused slots of your PC. Please keep the screws in reach to fasten your Spectrum cards afterwards.

Spectrum M4i cards with the option „M4i.xxxx-SH8tm“ installed require two slots with ¾ PCIe length, whilst M4i cards with the option „M4i.xxxx-SH8ex“ installed require one single full length PCIe slot with a track at the backside to guide the card by its retainer.

Now insert the cards slowly into your computer. This is done best with one hand each at both fronts of the board.
While inserting the board take care not to tilt the retainer in the track. Please take especial care to not bend the card in any direction while inserting it in the system. A bending of the card may damage the PCB totally and is not covered by the standard warranty.

Please be very careful when inserting the cards in the slots, as most of the mainboards are mounted with spacers and therefore might be damaged if they are exposed to high pressure.

M4x PXIe Cards

System Requirements
The Spectrum M4x PXIe 3U cards run in dedicated 3U PXIe slots as well as 3U PXI/PXIe hybrid slots. The M4x series of cards occupies two slots width, so up to eight cards can be installed in a large chassis providing 16 PXIe slots for peripheral cards.

The M4x cards cannot be installed in either the CPU system slot nor in the dedicated system timing slot. Only a peripheral slot marked with the „circle“ symbol is suited for the cards.

Installing the M4x board in the system

Installing a single board without any options
The locks on the bottom side of PXIe boards need to be unlocked and opened before installing the board into a free slot of the system. Therefore you need to press the little button on the inside of the fastener and move it outwards (see figure). Now slowly insert the card into the host system using the key ways until the lock snaps in with a „click“.

While inserting the board take care not to tilt it.
After the board’s insertion fasten the four screws carefully, without overdoing.
Software Driver Installation

Before using the board, a driver must be installed that matches the operating system.

Since driver V3.33 (released on install-disk V3.48 in August 2017) the installation is done via an installer executable rather than manually via the Windows Device Manager. The steps for manually installing a card has since been moved to a separate application note „AN008 - Legacy Windows Driver Installation“. This new installer is common on all currently supported Windows platforms (Windows 7, Windows 8 and Windows 10) both 32bit and 64bit. The driver from the USB-Stick supports all cards of the M2i/M3i, M4i/M4x and M2p series, meaning that you can use the same driver for all cards of these families.

Windows

Before installation

When you install a card for the very first time, Windows will discover the new hardware and might try to search the Microsoft Website for available matching driver modules.

Prior to running the Spectrum installer, the card will appear in the Windows device manager as a generalized card, shown here is the device manager of a Windows 10 as an example.

- M2i and M3i cards will be shown as „DPIO module“
- M4i, M4x and M2p cards will be shown as „PCI Data Acquisition and Signal Processing Controller“

Running the driver Installer

Simply run the installer supplied on the USB-Stick (\Driver\windows“ folder or downloadable from www.spectrum-instrumentation.com

Welcome to SPCM Driver Installer Setup

Setup will guide you through the installation of SPCM Driver Installer. It is recommended that you close all other applications before starting Setup. This will make it possible to update relevant system files without having to reboot your computer.

Click Install to start the installation.
After installation

After running the Spectrum driver installer, the card will appear in the Windows device manager with its name matching the card series.

The card is now ready to be used.
Overview

The Spectrum M2i/M3i/M4i/M4x/M2p cards and digitizerNETBOX/generatorNETBOX products are delivered with Linux drivers suitable for Linux installations based on kernel 2.6, 3.x, 4.x or 5.x, single processor (non-SMP) and SMP systems, 32 bit and 64 bit systems. As each Linux distribution contains different kernel versions and different system setup it is in nearly every case necessary, to have a directly matching kernel driver for card level products to run it on a specific system. For digitizerNETBOX/generatorNETBOX products the library is sufficient and no kernel driver has to be installed.

Spectrum delivers pre-compiled kernel driver modules for a number of common distributions with the cards. You may try to use one of these kernel modules for different distributions which have a similar kernel version. Unfortunately this won’t work in most cases as most Linux system refuse to load a driver which is not exactly matching. In this case it is possible to get the kernel driver sources from Spectrum. Please contact your local sales representative to get more details on this procedure.

The Standard delivery contains the pre-compiled kernel driver modules for the most popular Linux distributions, like Suse, Debian, Fedora and Ubuntu. The list with all pre-compiled and readily supported distributions and their respective kernel version can be found under: http://spectrum-instrumentation.com/en/supported-linux-distributions or via the shown QR code.

The Linux drivers have been tested with all above mentioned distributions by Spectrum. Each of these distributions has been installed with the default setup using no kernel updates. A lot more different distributions are used by customers with self compiled kernel driver modules.

Standard Driver Installation

The driver is delivered as installable kernel modules together with libraries to access the kernel driver. The installation script will help you with the installation of the kernel module and the library.

This installation is only needed if you are operating real locally installed cards. For software emulated demo cards, remotely installed cards or for digitizerNETBOX/generatorNETBOX products it is only necessary to install the libraries without a kernel as explained further below.

Login as root

It is necessary to have the root rights for installing a driver.

Call the install.sh <install_path> script

This script will install the kernel module and some helper scripts to a given directory. If you do not specify a directory it will use your home directory as destination. It is possible to move the installed driver files later to any other directory.

The script will give you a list of matching kernel modules. Therefore it checks for the system width (32 bit or 64 bit) and the processor (single or smp). The script will only show matching kernel modules. Select the kernel module matching your system. The script will then do the following steps:

- copy the selected kernel module to the install directory (spcm.o or spcm.ko)
- copy the helper scripts to the install directory (spcm_start.sh and spc_end.sh)
- copy and rename the matching library to /usr/lib (/usr/lib/libspcm_linux.so)

Udev support

Once the driver is loaded it automatically generates the device nodes under /dev. The cards are automatically named to /dev/spcm0, /dev/spcm1,...

You may use all the standard naming and rules that are available with udev.

Start the driver

Starting the driver can be done with the spcm_start.sh script that has been placed in the install directory. If udev is installed the script will only load the driver. If no udev is installed the start script will load the driver and make the required device nodes /dev/spcm0... for accessing the drivers. Please keep in mind that you need root rights to load the kernel module and to make the device nodes!

Using the dedicated start script makes sure that the device nodes are matching your system setup even if new hardware and drivers have been added in between. Background: when loading the device driver it gets assigned a „major” number that is used to access this driver. All device nodes point to this major number instead of the driver name. The major numbers are assigned first come first served. This means that installing new hardware may result in different major numbers on the next system start.
Get first driver info
After the driver has been loaded successfully some information about the installed boards can be found in the /proc/spcm_cards file. Some basic information from the on-board EEPROM is listed for every card.

```
cat /proc/spcm_cards
```

Stop the driver
You may want to unload the driver and clean up all device nodes. This can be done using the spcm_end.sh script that has also been placed in the install directory.

Standard Driver Update
A driver update is done with the same commands as shown above. Please make sure that the driver has been stopped before updating it. To stop the driver you may use the spcm_end.sh script.

Compilation of kernel driver sources (optional and local cards only)
The driver sources are only available for existing customers on special request and against a signed NDA. The driver sources are not part of the standard delivery. The driver source package contains only the sources of the kernel module, not the sources of the library.

Please do the following steps for compilation and installation of the kernel driver module:

Login as root
It is necessary to have the root rights for installing a driver.

Call the compile script make_spcm_linux_kerneldrv.sh
This script will examine the type of system you use and compile the kernel with the correct settings. If using a kernel 2.4 the makefile expects two symbolic links in your system:

- /usr/src/linux pointing to the correct kernel source directory
- /usr/src/linux/.config pointing to the currently used kernel configuration

The compile script will then automatically call the install script and install the just compiled kernel module in your home directory. The rest of the installation procedure is similar as explained above.

Update of a self compiled kernel driver
If the kernel driver has changed, one simply has to perform the same steps as shown above and recompile the kernel driver module. However the kernel module isn’t changed very often.

Normally an update only needs new libraries. To update the libraries only you can either download the full Linux driver (spcm_linux_drv_v123b4567) and only use the libraries out of this or one downloads the library package which is much smaller and doesn’t contain the pre-compiled kernel driver module (spcm_linux_lib_v123b4567).

The update is done with a dedicated script which only updates the library file. This script is present in both driver archives:

```
sh install_libonly.sh
```

Installing the library only without a kernel (for remote devices)
The kernel driver module only contains the basic hardware functions that are necessary to access locally installed card level products. The main part of the driver is located inside a dynamically loadable library that is delivered with the driver. This library is available in 3 different versions:

- spcm_linux_32bit_stdc++6.so - supporting libstdc++.so.6 on 32 bit systems
- spcm_linux_64bit_stdc++6.so - supporting libstdc++.so.6 on 64 bit systems

The matching version is installed automatically in the /usr/lib directory by the kernel driver install script for card level products. The library is renamed for easy access to libspcm_linux.so.

For digitizerNETBOX/generatorNETBOX products and also for evaluating or using only the software simulated demo cards the library is installed with a separate install script:

```
sh install_libonly.sh
```
To access the driver library one must include the library in the compilation:

```
 gcc -o test_prg -lspcm_linux test.cpp
```

To start programming the cards under Linux please use the standard C/C++ examples which are all running under Linux and Windows.

**Control Center**

The Spectrum Control Center is also available for Linux and needs to be installed separately. The features of the Control Center are described in a later chapter in deeper detail. The Control Center has been tested under all Linux distributions for which Spectrum delivers pre-compiled kernel modules. The following packages need to be installed to run the Control Center:

- X-Server
- expat
- freetype
- fontconfig
- libpng
- libspcm_linux (the Spectrum linux driver library)

**Installation**

Use the supplied packages in either *.deb or *.rpm format found in the driver section of the USB-Stick by double clicking the package file root rights from a X-Windows window.

The Control Center is installed under KDE, Gnome or Unity in the system/system tools section. It may be located directly in this menu or under a „More Programs” menu. The final location depends on the used Linux distribution. The program itself is installed as /usr/bin/spcmcontrol and may be started directly from here.

**Manual Installation**

To manually install the Control Center, first extract the files from the rpm matching your distribution:

```
rpm2cpio spcmcontrol-{Version}.rpm > ~/spcmcontrol-{Version}.cpio
cd ~/
cpio -id < spcmcontrol-{Version}.cpio
```

You get the directory structure and the files contained in the rpm package. Copy the binary spcmcontrol to /usr/bin. Copy the .desktop file to /usr/share/applications. Run ldconfig to update your systems library cache. Finally you can run spcmcontrol.

**Troubleshooting**

If you get a message like the following after starting spcmcontrol:

```
spcm_control: error while loading shared libraries: libz.so.1: cannot open shared object file: No such file or directory
```

Run ldd spcm_control in the directory where spcm_control resides to see the dependencies of the program. The output may look like this:

```
libXext.so.6 => /usr/X11R6/lib/libXext.so.6 (0x4019e000)
libX11.so.6 => /usr/X11R6/lib/libX11.so.6 (0x401ad000)
libz.so.1 => not found
libpthread.so.0 => /lib/tls/libpthread.so.0 (0x402be000)
libstdc++.so.6 => /usr/lib/libstdc++.so.6 (0x402d0000)
```

As seen in the output, one of the libraries isn’t found inside the library cache of the system. Be sure that this library has been properly installed. You may then run ldconfig. If this still doesn’t help please add the library path to /etc/ld.so.conf and run ldconfig again.

If the libspcm_linux.so is quoted as missing please make sure that you have installed the card driver properly before. If any other library is stated as missing please install the matching package of your distribution.
Software

This chapter gives you an overview about the structure of the drivers and the software, where to find and how to use the examples. It shows in detail, how the drivers are included using different programming languages and deals with the differences when calling the driver functions from them.

This manual only shows the use of the standard driver API. For further information on programming drivers for third-party software like LabVIEW, MATLAB or IVI an additional manual is required that is available on USB-Stick or by download on the internet.

Software Overview

The Spectrum drivers offer you a common and fast API for using all of the board hardware features. This API is the same on all supported operating systems. Based on this API one can write own programs using any programming language that can access the driver API. This manual describes in detail the driver API, providing you with the necessary information to write your own programs.

The drivers for third-party products like LabVIEW or MATLAB are also based on this API. The special functionality of these drivers is not subject of this document and is described with separate manuals available on the USB-Stick or on the website.

Card Control Center

A special card control center is available on USB-Stick and from the internet for all Spectrum M2i/M3i/M4i/M4x/M2p cards and for all digitizerNETBOX or generatorNETBOX products. Windows users find the Control Center installer on the USB-Stick under “Install\win\spcmcontrol_install.exe”.

Linux users find the versions for the different stdc++ libraries under /Install/linux/spcm_control_center/ as RPM packages.

When using a digitizerNETBOX/generatorNETBOX the Card Control Center installers for Windows and Linux are also directly available from the integrated webserver.

The Control Center under Windows and Linux is available as an executive program. Under Windows it is also linked as a system control and can be accessed directly from the Windows control panel. Under Linux it is also available from the KDE System Settings, the Gnome or Unity Control Center. The different functions of the Spectrum card control center are explained in detail in the following passages.

To install the Spectrum Control Center you will need to be logged in with administrator rights for your operating system. On all Windows versions, starting with Windows Vista, installations with enabled UAC will ask you to start the installer with administrative rights (run as administrator).
Discovery of Remote Cards and digitizerNETBOX/generatorNETBOX products

The Discovery function helps you to find and identify the Spectrum LXI instruments like digitizerNETBOX/generatorNETBOX available to your computer on the network. The Discovery function will also locate Spectrum card products handled by an installed Spectrum Remote Server somewhere on the network. The function is not needed if you only have locally installed cards.

Please note that only remote products are found that are currently not used by another program. Therefore in a bigger network the number of Spectrum products found may vary depending on the current usage of the products.

Execute the Discovery function by pressing the „Discovery“ button. There is no progress window shown. After the discovery function has been executed the remotely found Spectrum products are listed under the node Remote as separate card level products. There you find all hardware information as shown in the next topic and also the needed VISA resource string to access the remote card.

Please note that these information is also stored on your system and allows Spectrum software like SBench 6 to access the cards directly once found with the Discovery function.

After closing the control center and re-opening it the previously found remote products are shown with the prefix cached, only showing the card type and the serial number. This is the stored information that allows other Spectrum products to access previously found cards. Using the „Update cached cards“ button will try to re-open these cards and gather information of it. Afterwards the remote cards may disappear if they’re in use from somewhere else or the complete information of the remote products is shown again.

Enter IP Address of digitizerNETBOX/generatorNETBOX manually

If for some reason an automatic discovery is not suitable, such as the case where the remote device is located in a different subnet, it can also be manually accessed by its type and IP address.

Wake On LAN of digitizerNETBOX/generatorNETBOX

Cached digitizerNETBOX/generatorNETBOX products that are currently in standby mode can be woken up by using the „Wake remote device“ entry from the context menu.

The Control Center will broadcast a standard Wake On LAN „Magic Packet“, that is sent to the device’s MAC address.

It is also possible to use any other Wake On LAN software to wake a digitizerNETBOX by sending such a „Magic Packet“ to the MAC address, which must be then entered manually.

It is also possible to wake a digitizerNETBOX/generatorNETBOX from your own application software by using the SPC_NETBOX_WAKEONLAN register. To wake a digitizerNETBOX/generatorNETBOX with the MAC address „00:03:2d:20:48“, the following command can be issued:

```
spcm_dwSetParam_i64(NULL, SPC_NETBOX_WAKEONLAN, 0x00032d2048ec);
```
**Netbox Monitor**

The Netbox Monitor permanently monitors whether the digitizerNETBOX/generatorNETBOX is still available through LAN. This tool is helpful if the digitizerNETBOX is located somewhere in the company LAN or located remotely or directly mounted inside another device. Starting the Netbox Monitor can be done in two different ways:

- Starting manually from the Spectrum Control Center using the context menu as shown above
- Starting from command line. The Netbox Monitor program is automatically installed together with the Spectrum Control Center and is located in the selected install folder. Using the command line tool one can place a simple script into the autostart folder to have the Netbox Monitor running automatically after system boot. The command line tool needs the IP address of the digitizerNETBOX/generatorNETBOX to monitor:

```
NetboxMonitor 192.168.169.22
```

The Netbox Monitor is shown as a small window with the type of digitizerNETBOX/generatorNETBOX in the title and the IP address under which it is accessed in the window itself. The Netbox Monitor runs completely independent of any other software and can be used in parallel to any application software. The background of the IP address is used to display the current status of the device. Pressing the Escape key or alt + F4 (Windows) terminates the Netbox Monitor permanently.

After starting the Netbox Monitor it is also displayed as a tray icon under Windows. The tray icon itself shows the status of the digitizerNETBOX/generatorNETBOX as a color. Please note that the tray icon may be hidden as a Windows default and need to be set to visible using the Windows tray setup.

Left clicking on the tray icon will hide/show the small Netbox Monitor status window. Right clicking on the tray icon as shown in the picture on the right will open up a context menu. In here one can again select to hide/show the Netbox Monitor status window, one can directly open the web interface from here or quit the program (including the tray icon) completely.

The checkbox „Show Status Message“ controls whether the tray icon should emerge a status message on status change. If enabled (which is default) one is notified with a status message if for example the LAN connection to the digitizerNETBOX/generatorNETBOX is lost.

The status colors:
- Green: digitizerNETBOX/generatorNETBOX available and accessible over LAN
- Cyan: digitizerNETBOX/generatorNETBOX is used from my computer
- Yellow: digitizerNETBOX/generatorNETBOX is used from a different computer
- Red: LAN connection failed, digitizerNETBOX/generatorNETBOX is no longer accessible

**Device identification**

Pressing the Identification button helps to identify a certain device in either a remote location, such as inside a 19" rack where the back of the device with the type plate is not easily accessible, or a local device installed in a certain slot. Pressing the button starts flashing a visible LED on the device, until the dialog is closed, for:

- On a digitizerNETBOX or generatorNETBOX: the LAN LED light on the front plate of the device
- On local or remote M4i, M4x or M2p card: the indicator LED on the card’s bracket

This feature is not available for M2i/M3i cards, either local or remote, other than inside a digitizerNETBOX or generatorNETBOX.
Hardware information
Through the control center you can easily get the main information about all the installed Spectrum hardware. For each installed card there is a separate tree of information available. The picture shows the information for one installed card by example. This given information contains:

- Basic information as the type of card, the production date and its serial number, as well as the installed memory, the hardware revision of the base card, the number of available channels and installed acquisition modules.
- Information about the maximum sampling clock and the available quartz clock sources.
- The installed features/options in a sub-tree. The shown card is equipped for example with the option Multiple Recording, Gated Sampling, Timestamp and ABA-mode.
- Detailed Information concerning the installed acquisition modules. In case of the shown analog acquisition card the information consists of the module’s hardware revision, of the converter resolution and the last calibration date as well as detailed information on the available analog input ranges, offset compensation capabilities and additional features of the inputs.

Firmware information
Another sub-tree is informing about the cards firmware version. As all Spectrum cards consist of several programmable components, there is one firmware version per component.

Nearly all of the components firmware can be updated by software. The only exception is the configuration device, which only can receive a factory update.

The procedure on how to update the firmware of your Spectrum card with the help of the card control center is described in a dedicated section later on.

The procedure on how to update the firmware of your digitizerNETBOX/generatorNETBOX with the help of the integrated Webserver is described in a dedicated chapter later on.
**Software License information**

This sub-tree is informing about installed possible software licenses.

As a default all cards come with the demo professional license of SBench6, that is limited to 30 starts of the software with all professional features unlocked.

The number of demo starts left can be seen here.

**Driver information**

The Spectrum card control center also offers a way to gather information on the installed and used Spectrum driver.

The information on the driver is available through a dedicated tab, as the picture is showing in the example.

The provided information informs about the used type, distinguishing between Windows or Linux driver and the 32 bit or 64 bit type.

It also gives direct information about the version of the installed Spectrum kernel driver, separately for M2i/M3i cards and M4i/M4x/M2p cards and the version of the library (which is the *.dll file under Windows).

The information given here can also be found under Windows using the device manager form the control panel. For details in driver details within the control panel please stick to the section on driver installation in your hardware manual.

**Installing and removing Demo cards**

With the help of the card control center one can install demo cards in the system. A demo card is simulated by the Spectrum driver including data production for acquisition cards. As the demo card is simulated on the lowest driver level all software can be tested including SBench, own applications and drivers for third-party products like LabVIEW. The driver supports up to 64 demo cards at the same time. The simulated memory as well as the simulated software options can be defined when adding a demo card to the system.

Please keep in mind that these demo cards are only meant to test software and to show certain abilities of the software. They do not simulate the complete behavior of a card, especially not any timing concerning trigger, recording length or FIFO mode notification. The demo card will calculate data every time directly after been called and give it to the user application without any more delay. As the calculation routine isn’t speed optimized, generating demo data may take more time than acquiring real data and transferring them to the host PC.

Installed demo cards are listed together with the real hardware in the main information tree as described above. Existing demo cards can be deleted by clicking the related button. The demo card details can be edited by using the edit button. It is for example possible to virtually install additional feature to one card or to change the type to test with a different number of channels.
For installing demo cards on a system without real hardware simply run the Control Center installer. If the installer is not detecting the necessary driver files normally residing on a system with real hardware, it will simply install the Spcm_driver.

**Feature upgrade**

All optional features of the M2i/M3i/M4i/M4x/M2p cards that do not require any hardware modifications can be installed on fielded cards. After Spectrum has received the order, the customer will get a personalized upgrade code. Just start the card control center, click on „install feature“ and enter that given code. After a short moment the feature will be installed and ready to use. No restart of the host system is required.

For details on the available options and prices please contact your local Spectrum distributor.

**Software License upgrade**

The software license for SBench 6 Professional is installed on the hardware. If ordering a software license for a card that has already been delivered you will get an upgrade code to install that software license. The upgrade code will only match for that particular card with the serial number given in the license. To install the software license please click the „Install SW License“ button and type in the code exactly as given in the license.

**Performing card calibration**

The card control center also provides an easy way to access the automatic card calibration routines of the Spectrum A/D converter cards. Depending on the used card family this can affect offset calibration only or also might include gain calibration. Please refer to the dedicated chapter in your hardware manual for details.

**Performing memory test**

The complete on-board memory of the Spectrum M2i/M3i/M4i/M4x/M2p cards can be tested by the memory test included with the card control center.

When starting the test, randomized data is generated and written to the on-board memory. After a complete write cycle all the data is read back and compared with the generated pattern.

Depending on the amount of installed on-board memory, and your computer’s performance this operation might take a while.

**Transfer speed test**

The control center allows to measure the bus transfer speed of an installed Spectrum card. Therefore different setup is run multiple times and the overall bus transfer speed is measured. To get reliable results it is necessary that you disable debug logging as shown below. It is also highly recommended that no other software or time-consuming background threads are running on that system. The speed test program runs the following two tests:

- Repetitive Memory Transfers: single DMA data transfers are repeated and measured. This test simulates the measuring of pulse repetition frequency when doing multiple single-shots. The test is done using different block sizes. One can estimate the transfer in relation to the transferred data size on multiple single-shots.
- FIFO mode streaming: this test measures the streaming speed in FIFO mode. The test can only use the same direction of transfer the card has been designed for (card to PC=read for all DAQ cards, PC to card=write for all generator cards and both directions for I/O cards). The streaming speed is tested without using the front-end to measure the maximum bus speed that can be reached. The Speed in FIFO mode depends on the selected notify size which is explained later in this manual in greater detail.
The results are given in MB/s meaning MByte per second. To estimate whether a desired acquisition speed is possible to reach one has to calculate the transfer speed in bytes. There are a few things that have to be put into the calculation:

- 12, 14 and 16 bit analog cards need two bytes for each sample.
- 16 channel digital cards need 2 bytes per sample while 32 channel digital cards need 4 bytes and 64 channel digital cards need 8 bytes.
- The sum of analog channels must be used to calculate the total transfer rate.
- The figures in the Speed Test Utility are given as MBytes, meaning 1024 * 1024 Bytes, 1 MByte = 1048576 Bytes

As an example running a card with 2 14 bit analog channels with 28 MHz produces a transfer rate of [2 channels * 2 Bytes/Sample * 28000000] = 112000000 Bytes/second. Taking the above figures measured on a standard 33 MHz PCI slot the system is just capable of reaching this transfer speed: 108.0 MB/s = 108 * 1024 * 1024 = 113246208 Bytes/second.

Unfortunately it is not possible to measure transfer speed on a system without having a Spectrum card installed.

**Debug logging for support cases**

For answering your support questions as fast as possible, the setup of the card, driver and firmware version and other information is very helpful.

Therefore the card control center provides an easy way to gather all that information automatically.

Different debug log levels are available through the graphical interface. By default the log level is set to „no logging” for maximum performance.

The customer can select different log levels and the path of the generated ASCII text file. One can also decide to delete the previous log file first before creating a new one automatically or to append different logs to one single log file.

For maximum performance of your hardware, please make sure that the debug logging is set to „no logging” for normal operation. Please keep in mind that a detailed logging in append mode can quickly generate huge log files.

**Device mapping**

Within the „Device mapping” tab of the Spectrum Control Center, one can enable the re-mapping of Spectrum devices, be it either local cards, remote instruments such as a digitizerNETBOX or generatorNETBOX or even cards in a remote PC and accessed via the Spectrum remote server option.

In the left column the re-mapped device name is visible that is given to the device in the right column with its original un-mapped device string.

In this example the two local cards „spcm0” and „spcm1” are re-mapped to „spcm1” and „spcm0” respectively, so that their names are simply swapped.

The remote digitizerNETBOX device is mapped to spcm2.

The application software can then use the re-mapped name for simplicity instead of the quite long VISA string.

Changing the order of devices within one group (either local cards or remote devices) can simply be accomplished by dragging&dropping the cards to their desired position in the same table.
Firmware upgrade
One of the major features of the card control center is the ability to update the card’s firmware by an easy-to-use software. The latest firmware revisions can be found in the download section of our homepage under www.spectrum-instrumentation.com.

A new firmware version is provided there as an installer, that copies the latest firmware to your system. All files are located in a dedicated subfolder „FirmwareUpdate“ that will be created inside the Spectrum installation folder. Under Windows this folder by default has been created in the standard program installation directory.

Please do the following steps when wanting to update the firmware of your M2i/M3i/M4i/M4x/M2p card:

• Download the latest software driver for your operating system provided on the Spectrum homepage.
• Install the new driver as described in the driver install section of your hardware manual or install manual. All manuals can also be found on the Spectrum homepage in the literature download section.
• Download and run the latest Spectrum Control Center installer.
• Download the installer for the new firmware version.
• Start the installer and follow the instructions given there.
• Start the card control center, select the „card“ tab, select the card from the listbox and press the „firmware update“ button on the right side.

The dialog then will inform you about the currently installed firmware version for the different devices on the card and the new versions that are available. All devices that will be affected with the update are marked as „update needed“. Simply start the update or cancel the operation now, as a running update cannot be aborted.

Please keep in mind that you have to start the update for each card installed in your system separately. Select one card after the other from the listbox and press the „firmware update“ button. The firmware installer on the other hand only needs to be started once prior to the update.

Do not abort or shut down the computer while the firmware update is in progress. After a successful update please shut down your PC completely. The re-powering is required to finally activate the new firmware version of your Spectrum card.

Accessing the hardware with SBench 6

After the installation of the cards and the drivers it can be useful to first test the card function with a ready to run software before starting with programming. If accessing a digitizerNETBOX/generatorNETBOX a full SBench 6 Professional license is installed on the system and can be used without any limitations. For plug-in card level products a base version of SBench 6 is delivered with the card on USB-Stick also including a 30 starts Professional demo version for plain card products. If you already have bought a card prior to the first SBench 6 release please contact your local dealer to get a SBench 6 Professional demo version.

All digitizerNETBOX/generatorNETBOX products come with a pre-installed full SBench 6 Professional.

SBench 6 supports all current acquisition and generation cards and digitizerNETBOX/generatorNETBOX products from Spectrum. Depending on the used product and the software setup, one can use SBench as a digital storage oscilloscope, a spectrum analyzer, a signal generator, a pattern generator, a logic analyzer or simply as a data recording front end. Different export and import formats allow the use of SBench 6 together with a variety of other programs.

On the USB-Stick you’ll find an install version of SBench 6 in the directory „/Install/SBench6“. The current version of SBench 6 is available free of charge directly from the Spectrum website: www.spectrum-instrumentation.com. Please go to the download section and get the latest version there.

SBench 6 has been designed to run under Windows 7, Windows 8 and Windows 10 as well as Linux using KDE, Gnome or Unity Desktop.
Software

C/C++ Driver Interface

C/C++ is the main programming language for which the drivers have been designed for. Therefore the interface to C/C++ is the best match. All the small examples of the manual showing different parts of the hardware programming are done with C. As the libraries offer a standard interface it is easy to access the libraries also with other programming languages like Delphi, Basic, Python or Java. Please read the following chapters for additional information on this.

Header files

The basic task before using the driver is to include the header files that are delivered on USB-Stick together with the board. The header files are found in the directory /Driver/c_header. Please don’t change them in any way because they are updated with each new driver version to include the new registers and new functionality.

dlltyp.h  includes the platform specific definitions for data types and function declarations. All data types are based on these definitions. The use of this type definition file allows the use of examples and programs on different platforms without changes to the program source. The header file supports Microsoft Visual C++, Borland C++ Builder and GNU C/C++ directly. When using other compilers it might be necessary to make a copy of this file and change the data types according to this compiler.

regs.h  Defines all registers and commands which are used in the Spectrum driver for the different boards. The registers a board uses are described in the board specific part of the documentation. This header file is common for all cards. Therefore this file also contains a huge number of registers used on other card types than the one described in this manual. Please stick to the manual to see which registers are valid for your type of card.

spcm_drv.h  Defines the functions of the used SpcM driver. All definitions are taken from the file dlltyp.h. The functions themselves are described below.

spcerr.h  Contains all error codes used with the Spectrum driver. All error codes that can be given back by any of the driver functions are also described here briefly. The error codes and their meaning are described in detail in the appendix of this manual.

Example for including the header files:

```
#include "dlltyp.h"     // 4th include
#include "spcerr.h"       // 3rd include
#include "regs.h"         // 2nd include
#include "dlltyp.h"       // 1st include
```

Please always keep the order of including the four Spectrum header files. Otherwise some or all of the functions do not work properly or compiling your program will be impossible!

General Information on Windows 64 bit drivers

After installation of the Spectrum 64 bit driver there are two general ways to access the hardware and to develop applications. If you’re going to develop a real 64 bit application it is necessary to access the 64 bit driver dll (spcm_win64.dll) as only this driver dll is supporting the full 64 bit address range.

But it is still possible to run 32 bit applications or to develop 32 bit applications even under Windows 64 bit. Therefore the 32 bit driver dll (spcm_win32.dll) is also installed in the system. The Spectrum SBench5 software is for example running under Windows 64 bit using this driver. The 32 bit dll of course only offers the 32 bit address range and is therefore limited to access only 4 GByte of memory. Beneath both drivers the 64 bit kernel driver is running.

Mixing of 64 bit application with 32 bit dll or vice versa is not possible.

Microsoft Visual C++ 6.0, 2005 and newer 32 Bit

Include Driver

The driver files can be directly included in Microsoft C++ by simply using the library file spcm_win32_msvc.cpp that is delivered together with the drivers. The library file can be found on the USB-Stick in the path /examples/c_cpp/c_header. Please include the library file in your Visual C++ project as shown in the examples. All functions described below are now available in your program.

Examples

Examples can be found on USB-Stick in the path /examples/c_cpp. This directory includes a number of different examples that can be used with any card of the same type (e.g. A/D acquisition cards, D/A acquisition cards). You may use these examples as a base for own programming and modify them as you like. The example directories contain a running workspace file for Microsoft Visual C++ 6.0 (*.dsw) as well as project files for Microsoft Visual Studio 2005 and newer (*.vcproj) that can be directly loaded or imported and compiled. There are also some more board type independent examples in separate subdirectory. These examples show different aspects of the cards like programming options or synchronization and can be combined with one of the board type specific examples.

As the examples are build for a card class there are some checking routines and differentiation between cards families. Differentiation aspects can be number of channels, data width, maximum speed or other details. It is recommended to change the examples matching your card type to obtain maximum performance. Please be informed that the examples are made for easy understanding and simple showing of one aspect of programming. Most of the examples are not optimized for maximum throughput or repetition rates.

Microsoft Visual C++ 2005 and newer 64 Bit

Depending on your version of the Visual Studio suite it may be necessary to install some additional 64 bit components (SDK) on your system. Please follow the instructions found on the MSDN for further information.
Include Driver
The driver files can be directly included in Microsoft C++ by simply using the library file spcm_win64_msvcpp.lib that is delivered together with the drivers. The library file can be found on the USB-Stick in the path /examples/c_cpp/c_header. All functions described below are now available in your program.

C++ Builder 32 Bit
Include Driver
The driver files can be easily included in C++ Builder by simply using the library file spcm_win32_bcppb.lib that is delivered together with the drivers. The library file can be found on the USB-Stick in the path /examples/c_cpp/c_header. Please include the library file in your C++ Builder project as shown in the examples. All functions described below are now available in your program.

Examples
The C++ Builder examples share the sources with the Visual C++ examples. Please see above chapter for a more detailed documentation of the examples. In each example directory are project files for Visual C++ as well as C++ Builder.

Linux Gnu C/C++ 32/64 Bit
Include Driver
The interface of the linux drivers does not differ from the windows interface. Please include the spcm_linux.lib library in your makefile to have access to all driver functions. A makefile may look like this:

```
COMPILER = gcc
EXECUTABLE = test_prg
LIBS = -lspcm_linux
OBJECTS = test.o
test2.o
all: $(EXECUTABLE)

$(EXECUTABLE): $(OBJECTS)
  $(COMPILER) $(CFLAGS) -o $(EXECUTABLE) $(LIBS) $(OBJECTS)

%.o: %.cpp
  $(COMPILER) $(CFLAGS) -o $*.o -c $*.cpp
```

Examples
The Gnu C/C++ examples share the source with the Visual C++ examples. Please see above chapter for a more detailed documentation of the examples. Each example directory contains a makefile for the Gnu C/C++ examples.

C++ for .NET
Please see the next chapter for more details on the .NET inclusion.

Other Windows C/C++ compilers 32 Bit
Include Driver
To access the driver, the driver functions must be loaded from the 32 bit driver DLL. Most compilers offer special tools to generate a matching library [e.g. Borland offers the implib tool that generates a matching library out of the windows driver DLL]. If such a tool is available it is recommended to use it. Otherwise the driver functions need to be loaded from the dll using standard Windows functions. There is one example in the example directory /examples/c_cpp/dll>Loading that shows the process.

Example of function loading:

```
hDLL = LoadLibrary ("spcm_win32.dll"); // Load the 32 bit version of the Spcm driver
pfn_spcm_hOpen = (SPCM_HOPEN*) GetProcAddress (hDLL, "_spcm_hOpen@4");
pfn_spcm_vClose = (SPCM_VCLOSE*) GetProcAddress (hDLL, "_spcm_vClose@4");
```

Other Windows C/C++ compilers 64 Bit
Include Driver
To access the driver, the driver functions must be loaded from the 64 bit the driver DLL. Most compilers offer special tools to generate a matching library [e.g. Borland offers the implib tool that generates a matching library out of the windows driver DLL]. If such a tool is available it is recommended to use it. Otherwise the driver functions need to be loaded from the dll using standard Windows functions. There is one example in the example directory /examples/c_cpp/dll>Loading that shows the process for 32 bit environments. The only line that needs to be modified is the one loading the DLL:
Example of function loading:

```c
hDLL = LoadLibrary ("spcm_win64.dll");  // Modified: Load the 64 bit version of the Spcm driver here
pf_spcm_hOpen = (SPCM_HOPEN*) GetProcAddress (hDLL, "spcm_hOpen");
pfn_spcm_vClose = (SPCM_VCLOSE*) GetProcAddress (hDLL, "spcm_vClose");
```

**Driver functions**

The driver contains seven main functions to access the hardware.

**Own types used by our drivers**

To simplify the use of the header files and our examples with different platforms and compilers and to avoid any implicit type conversions we decided to use our own type declarations. This allows us to use platform independent and universal examples and driver interfaces. If you do not stick to these declarations please be sure to use the same data type width. However it is strongly recommended that you use our defined type declarations to avoid any hard to find errors in your programs. If you’re using the driver in an environment that is not natively supported by our examples and drivers please be sure to use a type declaration that represents a similar data width.

**Notation of variables and functions**

In our header files and examples we use a common and reliable form of notation for variables and functions. Each name also contains the type as a prefix. This notation form makes it easy to see implicit type conversions and minimizes programming errors that result from using incorrect types. Feel free to use this notation form for your programs also.

**Function spcm_hOpen**

This function initializes and opens an installed card supporting the new SpcM driver interface, which at the time of printing, are all cards of the M2i/M3i/M4i/M4x/M2p series and the related digitizerNETBOX/generatorNETBOX devices. The function returns a handle that has to be used for driver access. If the card can’t be found or the loading of the driver generated an error the function returns a NULL. When calling this function all card specific installation parameters are read out from the hardware and stored within the driver. It is only possible to open one device by one software as concurrent hardware access may be very critical to system stability. As a result when trying to open the same device twice an error will be raised and the function returns NULL.

**Example for local installed cards**

```c
drv_handle _stdcall spcm_hOpen (        // tries to open the device and returns handle or error code
    const char* szDeviceName);          // name of the device to be opened
```

Under Linux the device name in the function call needs to be a valid device name. Please change the string according to the location of the device if you don’t use the standard Linux device names. The driver is installed as default under /dev/spcm0, /dev/spcm1 and so on. The kernel driver numbers the devices starting with 0.

Under Windows the only part of the device name that is used is the tailing number. The rest of the device name is ignored. Therefore to keep the examples simple we use the Linux notation in all our examples. The tailing number gives the index of the device to open. The Windows kernel driver numbers all devices that it finds on boot time starting with 0.

**Example for digitizerNETBOX/generatorNETBOX and remote installed cards**

```c
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INST0::INSTR");  // string to the driver to open
if (!hDrv)
    printf ("open of driver failed\n");
```
If the function returns a NULL it is possible to read out the error description of the failed open function by simply passing this NULL to the error function. The error function is described in one of the next topics.

**Function spcm_vClose**

This function closes the driver and releases all allocated resources. After closing the driver handle it is not possible to access this driver any more. Be sure to close the driver if you don’t need it any more to allow other programs to get access to this device.

**Function spcm_vClose:**

```c
void _stdcall spcm_vClose (     // closes the device
drv_handle hDevice);       // handle to an already opened device
```

**Example:**

```c
spcm_vClose (hDrv);
```

**Function spcm_dwSetParam**

All hardware settings are based on software registers that can be set by one of the functions spcm_dwSetParam. These functions set a register to a defined value or execute a command. The board must first be initialized by the spcm_hOpen function. The parameter lRegister must have a valid software register constant as defined in the documentation below. The function returns a 32 bit error code if an error occurs. If no error occurs the function returns ERR_OK, what is zero.

**Function spcm_dwSetParam**

```c
uint32 _stdcall spcm_dwSetParam_i32 (     // Return value is an error code
    drv_handle hDevice,                // handle to an already opened device
    int32     lRegister,                // software register to be modified
    int32     lValue);                  // the value to be set
```

```c
uint32 _stdcall spcm_dwSetParam_i64m (     // Return value is an error code
    drv_handle hDevice,                // handle to an already opened device
    int32     lRegister,                // software register to be modified
    int32     lValueHigh,               // upper 32 bit of the value. Containing the sign bit!
    uint32    dwValueLow);              // lower 32 bit of the value.
```

```c
uint32 _stdcall spcm_dwSetParam_i64 (      // Return value is an error code
    drv_handle hDevice,                // handle to an already opened device
    int32     lRegister,                // software register to be modified
    int64     llValue);                 // the value to be set
```

**Example:**

```c
if (spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, 16384) != ERR_OK)
    printf ("Error when setting memory size\n");
```

This example sets the memory size to 16 kSamples (16384). If an error occurred the example will show a short error message.

**Function spcm_dwGetParam**

All hardware settings are based on software registers that can be read by one of the functions spcm_dwGetParam. These functions read an internal register or status information. The board must first be initialized by the spcm_hOpen function. The parameter lRegister must have a valid software register constant as defined in the documentation below. The available software registers for the driver are listed in the board specific part of the documentation below. The function returns a 32 bit error code if an error occurs. If no error occurs the function returns ERR_OK, what is zero.

**Function spcm_dwGetParam**

```c
uint32 _stdcall spcm_dwGetParam_i32 (     // Return value is an error code
    drv_handle hDevice,                // handle to an already opened device
    int32     lRegister,                // software register to be read out
    int32*    plValue);                 // pointer for the return value
```

```c
uint32 _stdcall spcm_dwGetParam_i64m (     // Return value is an error code
    drv_handle hDevice,                // handle to an already opened device
    int32     lRegister,                // software register to be read out
    int32*    plValueHigh,              // pointer for the upper part of the return value
    uint32*   pdwValueLow);             // pointer for the lower part of the return value
```

```c
uint32 _stdcall spcm_dwGetParam_i64 (      // Return value is an error code
    drv_handle hDevice,                // handle to an already opened device
    int32     lRegister,                // software register to be read out
    int64*    pllValue);                // pointer for the return value
```
Software

Example:

```c
int32 lSerialNumber;
spcm_dwGetParam_i32 (hDrv, SPC_PCIE_SERIALNO, &lSerialNumber);
printf("Your card has serial number: %05d", lSerialNumber);
```

The example reads out the serial number of the installed card and prints it. As the serial number is available under all circumstances there is no error checking when calling this function.

Different call types of spcm_dwSetParam and spcm_dwGetParam: i32, i64, i64m

The three functions only differ in the type of the parameters that are used to call them. As some of the registers can exceed the 32 bit integer range (like memory size or post trigger) it is recommended to use the _i64 function to access these registers. However as there are some programs or compilers that don’t support 64 bit integer variables there are two functions that are limited to 32 bit integer variables. In case that you do not access registers that exceed 32 bit integer please use the _i32 function. In case that you access a register which exceeds 64 bit value please use the _i64m calling convention. Inhere the 64 bit value is split into a low double word part and a high double word part. Please be sure to fill both parts with valid information.

If accessing 64 bit registers with 32 bit functions the behavior differs depending on the real value that is currently located in the register.

Please have a look at this table to see the different reactions depending on the size of the register:

<table>
<thead>
<tr>
<th>Internal register</th>
<th>read/write</th>
<th>Function type</th>
<th>Behavior</th>
</tr>
</thead>
<tbody>
<tr>
<td>32 bit register</td>
<td>read</td>
<td>spcm_dwGetParam_i32</td>
<td>value is returned as 32 bit integer in pValue</td>
</tr>
<tr>
<td>32 bit register</td>
<td>read</td>
<td>spcm_dwGetParam_i64</td>
<td>value is returned as 64 bit integer in pValue</td>
</tr>
<tr>
<td>32 bit register</td>
<td>read</td>
<td>spcm_dwGetParam_i64m</td>
<td>value is returned as 64 bit integer, the lower part in pValueLow, the upper part in pValueHigh. The upper part can be ignored as it’s only a sign extension</td>
</tr>
<tr>
<td>32 bit register</td>
<td>write</td>
<td>spcm_dwSetParam_i32</td>
<td>32 bit value can be directly written</td>
</tr>
<tr>
<td>32 bit register</td>
<td>write</td>
<td>spcm_dwSetParam_i64</td>
<td>64 bit value can be directly written, please be sure not to exceed the valid register value range</td>
</tr>
<tr>
<td>32 bit register</td>
<td>write</td>
<td>spcm_dwSetParam_i64m</td>
<td>64 bit value is written as pValue, the value pValueHigh needs to contain the sign extension of this value. In case of pValueLow being a value &gt;= 0 pValueHigh can be 0, in case of pValueLow being a value &lt; 0, pValueHigh has to be -1</td>
</tr>
<tr>
<td>64 bit register</td>
<td>read</td>
<td>spcm_dwGetParam_i32</td>
<td>if the internal register has a value that is inside the 32 bit integer range ([0 up to [0G - 1)) the value is returned normally. If the internal register exceeds this size an error code ERR_EXCEEDSINT32 is returned. As an example: reading back the installed memory will work as long as this memory is &lt; 2 GByte. If the installed memory is &gt;= 2 GByte the function will return an error.</td>
</tr>
<tr>
<td>64 bit register</td>
<td>read</td>
<td>spcm_dwGetParam_i64</td>
<td>the value is returned as 64 bit integer in pValue independent of the value of the internal register.</td>
</tr>
<tr>
<td>64 bit register</td>
<td>read</td>
<td>spcm_dwGetParam_i64m</td>
<td>the internal value is split into a low and a high part. As long as the internal value is within the 32 bit range, the low part pValueLow contains the 32 bit value and the upper part pValueHigh can be ignored. If the internal value exceeds the 32 bit range it is absolutely necessary to take both value parts into account.</td>
</tr>
<tr>
<td>64 bit register</td>
<td>write</td>
<td>spcm_dwSetParam_i32</td>
<td>the value to be written is limited to 32 bit range. If a value higher than the 32 bit range should be written, one of the other function types need to used.</td>
</tr>
<tr>
<td>64 bit register</td>
<td>write</td>
<td>spcm_dwSetParam_i64</td>
<td>the value to be written is limited to 32 bit range. If a value higher than the 32 bit range should be written, one of the other function types need to used.</td>
</tr>
<tr>
<td>64 bit register</td>
<td>write</td>
<td>spcm_dwSetParam_i64m</td>
<td>the value has to be split into two parts. Be sure to fill the upper part pValueHigh with the correct sign extension even if you only write a 32 bit value as the driver every time interprets both parts of the function call.</td>
</tr>
</tbody>
</table>

Function spcm_dwGetContBuf

This function reads out the internal continuous memory buffer in bytes, in case one has been allocated. If no buffer has been allocated the function returns a size of zero and a NULL pointer. You may use this buffer for data transfers. As the buffer is continuously allocated in memory the data transfer will speed up by up to 15% - 25%, depending on your specific kind of card. Please see further details in the appendix of this manual.

```c
uint32 * pdwContBufLenH,         // high part of length of available continuous buffer
void**      ppvDataBuffer,          // address of available data buffer
uint32      dwBufType,              // type of the buffer to read as listed above under SPCM_BUF_XXXX
```

These functions have been added in driver version 1.36. The functions are not available in older driver versions.

These functions also only have effect on locally installed cards and are neither useful nor usable with any digitizerNETBOX or generatorNETBOX products, because no local kernel driver is involved in such a setup. For remote devices these functions will return a NULL pointer for the buffer and 0 Bytes in length.

Function spcm_dwDefTransfer

The spcm_dwDefTransfer function defines a buffer for a following data transfer. This function only defines the buffer, there is no data transfer performed when calling this function. Instead the data transfer is started with separate register commands that are documented in a later chapter. At this position there is also a detailed description of the function parameters.

Please make sure that all parameters of this function match. It is especially necessary that the buffer address is a valid address pointing to
memory buffer that has at least the size that is defined in the function call. Please be informed that calling this function with non valid parameters may crash your system as these values are base for following DMA transfers.

The use of this function is described in greater detail in a later chapter.

**Function spcm_dwDefTransfer**

```c
uint32 _stdcall spcm_dwDefTransfer_i64m(  
    drv_handle  hDevice,                // handle to an already opened device  
    uint32      dwBufType,              // type of the buffer to define as listed above under SPCM_BUF_XXXX  
    uint32      dwDirection,            // the transfer direction as defined above  
    uint32      dwNotifySize,           // no. of bytes after which an event is sent (0=end of transfer)  
    void*       pvDataBuffer,           // pointer to the data buffer  
    uint32      dwBrdOffsH,             // high part of offset in board memory  
    uint32      dwBrdOffsL,             // low part of offset in board memory  
    uint32      dwTransferLenH,         // high part of transfer buffer length  
    uint32      dwTransferLenL);        // low part of transfer buffer length
```

This function is available in two different formats as the spcm_dwGetParam and spcm_dwSetParam functions are. The background is the same. As long as you’re using a compiler that supports 64 bit integer values please use the _i64 function. Any other platform needs to use the _i64m function and split offset and length in two 32 bit words.

**Example:**

```c
uint32* pnBuffer = (uint32*) pvAllocMemPageAligned (16384);  
if (spcm_dwDefTransfer_i64m (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 0, (void*) pnBuffer, 0, 16384) != ERR_OK)  
    printf ("DefTransfer failed\n");
```

The example defines a data buffer of 8 kSamples of 16 bit integer values = 16 kByte (16384 byte) for a transfer from card to PC memory. As notify size is set to 0 we only want to get an event when the transfer has finished.

**Function spcm_dwInvalidateBuf**

The invalidate buffer function is used to tell the driver that the buffer that has been set with spcm_dwDefTransfer call is no longer valid. It is necessary to use the same buffer type as the driver handles different buffers at the same time. Call this function if you want to delete the buffer memory after calling the spcm_dwDefTransfer function. If the buffer already has been transferred after calling spcm_dwDefTransfer it is not necessary to call this function. When calling spcm_dwDefTransfer any further defined buffer is automatically invalidated.

**Function spcm_dwGetErrorInfo**

The function returns complete error information on the last error that has occurred. The error handling itself is explained in a later chapter in greater detail. When calling this function please be sure to have a text buffer allocated that has at least ERRORTEXTLEN length. The error text function returns a complete description of the error including the register/value combination that has raised the error and a short description of the error details. In addition it is possible to get back the error generating register/value for own error handling. If not needed the buffers for register/value can be left to NULL.

Note that the timeout event (ERR_TIMEOUT) is not counted as an error internally as it is not locking the driver but as a valid event. Therefore the GetErrorInfo function won’t return the timeout event even if it had occurred in between. You can only recognize the ERR_TIMEOUT as a direct return value of the wait function that was called.

**Function spcm_dwGetErrorInfo**

```c
uint32 _stdcall spcm_dwGetErrorInfo_i32 (  
    drv_handle  hDevice,                // handle to an already opened device  
    uint32*     pPtrErrorReg,           // address of the error register (can be zero if not of interest)  
    int32*      pErrorValue,           // address of the error value (can be zero if not of interest)  
    char        pszErrorTextBuffer[ERRORTEXTLEN]); // text buffer for text error
```
Example:

```c
char szErrorBuf[ERRORTEXTLEN];
if (spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, -1))
{
    spcm_dwGetErrorInfo_i32 (hDrv, NULL, NULL, szErrorBuf);
    printf ("Set of memsize failed with error message: %s\n", szErrorBuf);
}
```
Delphi (Pascal) Programming Interface

Driver interface
The driver interface is located in the sub-directory d_header and contains the following files. The files need to be included in the delphi project and have to be put into the „uses“ section of the source files that will access the driver. Please do not edit any of these files as they’re regularly updated if new functions or registers have been included.

file spcm_win32.pas
The file contains the interface to the driver library and defines some needed constants and variable types. All functions of the delphi library are similar to the above explained standard driver functions:

```pascal
// ----- device handling functions ----- 
function spcm_hOpen (strName: pchar): int32; stdcall; external 'spcm_win32.dll' name '_spcm_hOpen@4';
procedure spcm_vClose (hDevice: int32); stdcall; external 'spcm_win32.dll' name '_spcm_vClose@4';
function spcm_dwGetErrorInfo_i32 (hDevice: int32; var lErrorReg, lErrorValue: int32; strError: pchar): uint32;
  stdcall; external 'spcm_win32.dll' name '_spcm_dwGetErrorInfo_i32@16';

// ----- register access functions ----- 
function spcm_dwGetParam_i32 (hDevice, lRegister, lValue: int32): uint32;
  stdcall; external 'spcm_win32.dll' name '_spcm_dwGetParam_i32@12';
function spcm_dwGetParam_i64 (hDevice, lRegister: int32; llValue: int64): uint32;
  stdcall; external 'spcm_win32.dll' name '_spcm_dwGetParam_i64@12';
function spcm_dwSetParam_i32 (hDevice, lRegister, lValue: int32): uint32;
  stdcall; external 'spcm_win32.dll' name '_spcm_dwSetParam_i32@12';
function spcm_dwSetParam_i64 (hDevice, lRegister: int32; llValue: int64): uint32;
  stdcall; external 'spcm_win32.dll' name '_spcm_dwSetParam_i64@12';

// ----- data handling ----- 
function spcm_dwDefTransfer_i64 (hDevice, dwBufType, dwDirection, dwNotifySize: int32; pvDataBuffer: Pointer;
  llBrdOffs, llTransferLen: int64): uint32;
  stdcall; external 'spcm_win32.dll' name '_spcm_dwDefTransfer_i64@36';
function spcm_dwInvalidateBuf (hDevice, lBuffer: int32): uint32;
  stdcall; external 'spcm_win32.dll' name '_spcm_dwInvalidateBuf@8';
```

The file also defines types used inside the driver and the examples. The types have similar names as used under C/C++ to keep the examples more simple to understand and allow a better comparison.

file SpcRegs.pas
The SpcRegs.pas file defines all constants that are used for the driver. The constant names are the same names as used under the C/C++ examples. All constants names will be found throughout this hardware manual when certain aspects of the driver usage are explained. It is recommended to only use these constant names for better visibility of the programs:

```
const SPC_M2CMD                         = 100;                { write a command }
const M2CMD_CARD_RESET              = $00000001;          { hardware reset    }
const M2CMD_CARD_WRITESETUP         = $00000002;          { write setup only }
const M2CMD_CARD_START              = $00000004;          { start of card (including writesetup) }
... 
```

file SpcErr.pas
The SpeErr.pas file contains all error codes that may be returned by the driver.

Including the driver files
To use the driver function and all the defined constants it is necessary to include the files into the project as shown in the picture on the right. The project overview is taken from one of the examples delivered on USB-Stick. Besides including the driver files in the project it is also necessary to include them in the uses section of the source files where functions or constants should be used:

```pascal
uses
  Windows, Messages, SysUtils, Classes, Graphics, Controls, Forms, Dialogs,
  StdCtrls, ExtCtrls,
  SpcRegs, SpcErr, spcm_win32;
```
Examples
Examples for Delphi can be found on USB-Stick in the directory /examples/delphi. The directory contains the above mentioned delphi header files and a couple of universal examples, each of them working with a certain type of card. Please feel free to use these examples as a base for your programs and to modify them in any kind.

spcm_scope
The example implements a very simple scope program that makes single acquisitions on button pressing. A fixed setup is done inside the example. The spcm_scope example can be used with any analog data acquisition card from Spectrum. It covers cards with 1 byte per sample (8 bit resolution) as well as cards with 2 bytes per sample (12, 14 and 16 bit resolution).

The program shows the following steps:

- Initialization of a card and reading of card information like type, function and serial number
- Doing a simple card setup
- Performing the acquisition and waiting for the end interrupt
- Reading of data, re-scaling it and displaying waveform on screen
.NET programming languages

Library
For using the driver with a .NET based language Spectrum delivers a special library that encapsulates the driver in a .NET object. By adding this object to the project it is possible to access all driver functions and constants from within your .NET environment.

There is one small console based example for each supported .NET language that shows how to include the driver and how to access the cards. Please combine this example with the different standard examples to get the different card functionality.

Declaration
The driver access methods and also all the type, register and error declarations are combined in the object Spcm and are located in one of the two DLLs either SpcmDrv32.NET.dll or SpcmDrv64.NET.dll delivered with the .NET examples.

For simplicity, either file is simply called „SpcmDrv.NET.dll“ in the following passages and the actual file name must be replaced with either the 32bit or 64bit version according to your application.

Spectrum also delivers the source code of the DLLs as a C# project. These sources are located in the directory SpcmDrv.NET.

Using C#
The SpcmDrv.NET.dll needs to be included within the Solution Explorer in the References section. Please use right mouse and select „AddReference“. After this all functions and constants of the driver object are available.

Please see the example in the directory CSharp as a start:

```csharp
namespace Spcm
{
    public class Drv
    {
        [DllImport("spcm_win32.dll")]
        public static extern IntPtr spcm_hOpen(string szDeviceName);
        [DllImport("spcm_win32.dll")]
        public static extern void spcm_vClose(IntPtr hDevice);
        ...
        public class CardType
        {
            public const int TYP_M2I2020 = unchecked ((int)0x00032020);
            public const int TYP_M2I2021 = unchecked ((int)0x00032021);
            public const int TYP_M2I2025 = unchecked ((int)0x00032025);
            ...
        }
        public class Regs
        {
            public const int SPC_M2CMD = unchecked ((int)100);
            public const int M2CMD_CARD_RESET = unchecked ((int)0x00000001);
            ...
        }
    }
}
```

Example for digitizerNETBOX/generatorNETBOX and remotely installed cards:

```csharp
// ----- open card ----- 
IntPtr hDevice = Drv.spcm_hOpen("/dev/spcm0");
if ((int)hDevice == 0)
{
    Console.WriteLine("Error: Could not open card\n");
    return 1;
}

// ----- get card type ----- 
IntPtr lCardType = Drv.spcm_dwGetParam_I32(hDevice, Regs.SPC_PCITYP, out lCardType);
IntPtr lSerialNumber = Drv.spcm_dwGetParam_I32(hDevice, Regs.SPC_PCISERIALNR, out lSerialNumber);
```

```csharp
// ----- open remote card ----- 
IntPtr hDevice = Drv.spcm_hOpen("TCPIP::192.168.169.14::INST0::INSTR");
```
Using Managed C++/CLI

The SpcmDrv.NET.dll needs to be included within the project options. Please select „Project“ - „Properties“ - „References“ and finally „Add new Reference“. After this all functions and constants of the driver object are available.

Please see the example in the directory CppCLR as a start:

```csharp
// ----- open card ----- hDevice = Drv::spcm_hOpen("/dev/spcm0"); if ((int)hDevice == 0)
    {
        Console::WriteLine("Error: Could not open card\n");
        return 1;
    }

// ----- get card type ----- dwErrorCode = Drv::spcm_dwGetParam_i32(hDevice, Regs::SPC_PCITYP, lCardType);
dwErrorCode = Drv::spcm_dwGetParam_i32(hDevice, Regs::SPC_PCISERIALNR, lSerialNumber);
```

Example for digitizerNETBOX/generatorNETBOX and remotely installed cards:

```csharp
// ----- open remote card ----- hDevice = Drv::spcm_hOpen("TCPIP::192.168.169.14::INST0::INSTR");
```

Using VB.NET

The SpcmDrv.NET.dll needs to be included within the project options. Please select „Project“ - „Properties“ - „References“ and finally „Add new Reference“. After this all functions and constants of the driver object are available.

Please see the example in the directory VB.NET as a start:

```vbnet
' ----- open card ----- hDevice = Drv.spcm_hOpen("/dev/spcm0")
If (hDevice = 0) Then
    Console.WriteLine("Error: Could not open card")
Else
    ' ----- get card type ----- dwError = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCITYP, lCardType)
dwError = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCISERIALNR, lSerialNumber)
' ----- open remote card ----- hDevice = Drv.spcm_hOpen("TCPIP::192.168.169.14::INST0::INSTR")
```

Using J#

The SpcmDrv.NET.dll needs to be included within the Solution Explorer in the References section. Please use right mouse and select „Add Reference“. After this all functions and constants of the driver object are available.

Please see the example in the directory JSharp as a start:

```csharp
// ----- open card ----- hDevice = Drv.spcm_hOpen("/dev/spcm0");
if (hDevice.ToInt32() == 0)
    System.out.println("Error: Could not open card\n");
else
    // ----- get card type ----- dwErrorCode = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCITYP, lCardType);
dwErrorCode = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCISERIALNR, lSerialNumber);

Example for digitizerNETBOX/generatorNETBOX and remotely installed cards:

' ----- open remote card ----- hDevice = Drv.spcm_hOpen("TCPIP::192.168.169.14::INST0::INSTR")
```
Python Programming Interface and Examples

Driver interface
The driver interface contains the following files. The files need to be included in the python project. Please do not edit any of these files as they are regularly updated if new functions or registers have been included. To use pyspcm you need either python 2 (2.4, 2.6 or 2.7) or python 3 (3.x) and ctyp, which is included in python 2.6 and newer and needs to be installed separately for Python 2.4.

file pyspcm.py
The file contains the interface to the driver library and defines some needed constants. All functions of the python library are similar to the above explained standard driver functions and use ctyps as input and return parameters:

```python
# ----- Windows ----- 
spcmDll = windll.LoadLibrary ("c:\windows\system32\spcm_win32.dll")

# load spcm_hOpen
spcm_hOpen = getattr (spcmDll, "spcm_hOpen@4")
spcm_hOpen.argtype = [c_char_p]
spcm_hOpen.retype = drv_handle

# load spcm_vClose
spcm_vClose = getattr (spcmDll, "spcm_vClose@4")
spcm_vClose.argtype = [drv_handle]
spcm_vClose.retype = None

# load spcm_dwGetErrorInfo
spcm_dwGetErrorInfo_i32 = getattr (spcmDll, "spcm_dwGetErrorInfo_i32@16")
spcm_dwGetErrorInfo_i32.argtype = [drv_handle, ptr32, ptr32, c_char_p]
spcm_dwGetErrorInfo_i32.retype = uint32

# load spcm_dwGetParam_i32
spcm_dwGetParam_i32 = getattr (spcmDll, "spcm_dwGetParam_i32@12")
spcm_dwGetParam_i32.argtype = [drv_handle, int32, ptr32]
spcm_dwGetParam_i32.retype = uint32

# load spcm_dwSetParam_i32
spcm_dwSetParam_i32 = getattr (spcmDll, "spcm_dwSetParam_i32@12")
spcm_dwSetParam_i32.argtype = [drv_handle, int32, int32]
spcm_dwSetParam_i32.retype = uint32

# load spcm_dwSetParam_i64
spcm_dwSetParam_i64 = getattr (spcmDll, "spcm_dwSetParam_i64@12")
spcm_dwSetParam_i64.argtype = [drv_handle, int64, int32]
spcm_dwSetParam_i64.retype = uint32

# load spcm_dwDefTransfer_i64
spcm_dwDeftTransfer_i64 = getattr (spcmDll, "spcm_dwDefTransfer_i64@36")
spcm_dwDeftTransfer_i64.argtype = [drv_handle, uint32, uint32, uint32, c_void_p, uint64, uint64]
spcm_dwDeftTransfer_i64.retype = uint32

# ----- Linux ----- 
# use cdll because all driver access functions use cdecl calling convention under linux
spcmDll = cdll.LoadLibrary ("/libspcm_linux.so")

# the loading of the driver access functions is similar to windows:

# load spcm_hOpen
spcm_hOpen = getattr (spcmDll, "spcm_hOpen")
spcm_hOpen.argtype = [c_char_p]
spcm_hOpen.retype = drv_handle

# ...
```
file *regs.py*

The *regs.py* file defines all constants that are used for the driver. The constant names are the same names compared to the C/C++ examples. All constant names will be found throughout this hardware manual when certain aspects of the driver usage are explained. It is recommended to only use these constant names for better readability of the programs:

```python
SPC_M2CMD = 1001  # write a command
M2CMD_CARD_RESET = 0x00000001  # hardware reset
M2CMD_CARD_WRITESTRATUP = 0x00000021  # write setup only
M2CMD_CARD_START = 0x00000004  # start of card (including writestatup)
M2CMD_CARD_ENABLETRIGGER = 0x00000008  # enable trigger engine
...
```

file *spcerr.py*

The *spcerr.py* file contains all error codes that may be returned by the driver.

**Examples**

Examples for Python can be found on USB-Stick in the directory `/examples/python`. The directory contains the above mentioned header files and some examples, each of them working with a certain type of card. Please feel free to use these examples as a base for your programs and to modify them in any kind.

When allocating the buffer for DMA transfers, use the following function to get a mutable character buffer: `ctypes.create_string_buffer(init_or_size[, size])`
Java Programming Interface and Examples

Driver interface
The driver interface contains the following Java files (classes). The files need to be included in your Java project. Please do not edit any of these files as they are regularly updated if new functions or registers have been included. The driver interface uses the Java Native Access (JNA) library.

This library is licensed under the LGPL (https://www.gnu.org/licenses/lgpl-3.0.en.html) and has also to be included to your Java project.

To download the latest jna.jar package and to get more information about the JNA project please check the projects GitHub page under: https://github.com/java-native-access/jna

The following files can be found in the „SpcmDrv“ folder of your Java examples install path.

SpcmDrv32.java / SpcmDrv64.java
The files contain the interface to the driver library and defines some needed constants. All functions of the driver interface are similar to the above explained standard driver functions. Use the SpcmDrv32.java for 32 bit and the SpcmDrv64.java for 64 bit projects:

```
public interface SpcmWin64 extends StdCallLibrary {
    SpcmWin64 INSTANCE = (SpcmWin64)Native.loadLibrary ("spcm_win64", SpcmWin64.class);
    int spcm_hOpen (String sDeviceName);
    void spcm_vClose (int hDevice);
    int spcm_dwSetParam_i64  (int hDevice, int lRegister, long llValue);
    int spcm_dwGetParam_i64 (int hDevice, int lRegister, LongByReference pllValue);
    int spcm_dwDefTransfer_i64 (int hDevice, int lBufType, int lDirection, int lNotifySize,
                                 Pointer pDataBuffer, long llBrdOffs, long llTransferLen);
    int spcm_dwInvalidateBuf (int hDevice, int lBufType);
    int spcm_dwGetErrorInfo_i32 (int hDevice, IntByReference plErrorReg,
                                  IntByReference plErrorValue, Pointer sErrorTextBuffer);
}
```

SpcmRegs.java
The SpcmRegs class defines all constants that are used for the driver. The constants names are the same names compared to the C/C++ examples. All constant names will be found throughout this hardware manual when certain aspects of the driver usage are explained. It is recommended to only use these constant names for better readability of the programs:

```
... public static final int SPC_M2CMD = 100;
public static final int M2CMD_CARD_RESET = 0x00000001;
public static final int M2CMD_CARD_WRITESETUP = 0x00000002;
public static final int M2CMD_CARD_START = 0x00000004;
public static final int M2CMD_CARD_ENABLETRIGGER = 0x00000008;
...```

SpcmErrors.java
The SpcmErrors class contains all error codes that may be returned by the driver.

Examples
Examples for Java can be found on USB-Stick in the directory /examples/java. The directory contains the above mentioned header files and some examples, each of them working with a certain type of card. Please feel free to use these examples as a base for your programs and to modify them in any kind.
LabVIEW driver and examples

A full set of drivers and examples is available for LabVIEW for Windows. LabVIEW for Linux is currently not supported. The LabVIEW drivers have their own manual. The LabVIEW drivers, examples and the manual are found on the USB-Stick that has been included in the delivery. The latest version is also available on our webpage www.spectrum-instrumentation.com

Please follow the description in the LabVIEW manual for installation and usage of the LabVIEW drivers for this card.

MATLAB driver and examples

A full set of drivers and examples is available for Mathworks MATLAB for Windows (32 bit and 64 bit versions) and also for MATLAB for Linux (64 bit version). There is no additional toolbox needed to run the MATLAB examples and drivers.

The MATLAB drivers have their own manual. The MATLAB drivers, examples and the manual are found on the USB-Stick that has been included in the delivery. The latest version is also available on our webpage www.spectrum-instrumentation.com

Please follow the description in the MATLAB manual for installation and usage of the MATLAB drivers for this card.

SCAPP – CUDA GPU based data processing

Spectrum’s CUDA Access for Parallel Processing

Modern GPUs (Graphic Processing Units) are designed to handle a large number of parallel operations. While a CPU offers only a few cores for parallel calculations, a GPU can offer thousands of cores. This computing capabilities can be used for calculations using the Nvidia CUDA interface. Since bus bandwidth and CPU power are often a bottleneck in calculations, CUDA Remote Direct Memory Access (RDMA) can be used to directly transfer data from/to a Spectrum Digitizer/Generator to/from a GPU card for processing, thus avoiding the transfer of raw data to the host memory and benefiting from the computational power of the GPU.

For applications requiring high performance signal and data processing Spectrum offers SCAPP (Spectrum’s CUDA Access for Parallel Processing). The SCAPP SDK allows a direct link between Spectrum digitizers or generators and CUDA based GPU cards. Once in the GPU users can harness the processing power of the GPU’s multiple (up to 5000) processing cores and large (up to 24 GB) memories. SCAPP uses an RDMA (Linux only) process to send data at the digitizers full PCIe transfer speed to the GPU card. The SDK includes a set of examples for interaction between the digitizer or generator and the GPU card and another set of CUDA parallel processing examples with easy building blocks for basic functions like filtering, averaging, data de-multiplexing, data conversion or FFT. All the software is based on C/C++ and can easily be implemented, expanded and modified with normal programming skills.

Please follow the description in the SCAPP manual for installation and usage of the SCAPP drivers for this card.
Programming the Board

Overview

The following chapters show you in detail how to program the different aspects of the board. For every topic there's a small example. For the examples we focused on Visual C++. However as shown in the last chapter the differences in programming the board under different programming languages are marginal. This manual describes the programming of the whole hardware family. Some of the topics are similar for all board versions. But some differ a little bit from type to type. Please check the given tables for these topics and examine carefully which settings are valid for your special kind of board.

Register tables

The programming of the boards is totally software register based. All software registers are described in the following form:

<table>
<thead>
<tr>
<th>Register Name</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_M2CMD</td>
<td>100</td>
<td>w</td>
<td>Command register of the board.</td>
</tr>
<tr>
<td>M2CMD_CARD_START</td>
<td>4h</td>
<td></td>
<td>Starts the board with the current register settings.</td>
</tr>
<tr>
<td>M2CMD_CARD_STOP</td>
<td>40h</td>
<td></td>
<td>Stops the board manually.</td>
</tr>
</tbody>
</table>

Any constants that can be used to program the register directly are shown inserted beneath the register table.

Complete C/C++ Example

```c
#include "../c_header/dlltyp.h"
#include "../c_header/regs.h"
#include "../c_header/spcm_drv.h"
#include <stdio.h>

int main()
{
    drv_handle hDrv; // the handle of the device
    int32 lCardType; // a place to store card information
    hDrv = spcm_hOpen("/dev/spcm0"); // Opens the board and gets a handle
    if (hDrv) // check whether we can access the card
        return -1;
    spcm_drkGetParam_i32 (hDrv, SPC_PCITYP, &lCardType); // simple command, read out of card type
    printf("Found card M2i/M3i/M4i/M4x/M2p.%04x in the system\n", lCardType & TYP_VERSIONMASK);
    spcm_vClose (hDrv);
    return 0;
}
```

If no constants are given below the register table, the dedicated register is used as a switch. All such registers are activated if written with a "1" and deactivated if written with a "0".

Programming examples

In this manual a lot of programming examples are used to give you an impression on how the actual mentioned registers can be set within your own program. All of the examples are located in a separated colored box to indicate the example and to make it easier to differ it from the describing text.

All of the examples mentioned throughout the manual are written in C/C++ and can be used with any C/C++ compiler for Windows or Linux.

If no constants are given below the register table, the dedicated register is used as a switch. All such registers are activated if written with a "1" and deactivated if written with a "0".
Initialization

Before using the card it is necessary to open the kernel device to access the hardware. It is only possible to use every device exclusively using the handle that is obtained when opening the device. Opening the same device twice will only generate an error code. After ending the driver use the device has to be closed again to allow later re-opening. Open and close of driver is done using the spcm_hOpen and spcm_vClose function as described in the “Driver Functions” chapter before.

Open/Close Example

drv_handle hDrv;                                             // the handle of the device
hDrv = spcm_hOpen ("/dev/spcm0");                            // Opens the board and gets a handle
if (!hDrv)                                                   // check whether we can access the card
{
    printf "Open failed\n"
    return -1;
}
... do any work with the driver
spcm_vClose (hDrv);
return 0;

Initialization of Remote Products

The only step that is different when accessing remotely controlled cards or digitizerNETBOXes is the initialization of the driver. Instead of the local handle one has to open the VISA string that is returned by the discovery function. Alternatively it is also possible to access the card directly without discovery function if the IP address of the device is known.

drv_handle hDrv;                                             // the handle of the device
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INSTR");          // Opens the remote board and gets a handle
if (!hDrv)                                                   // check whether we can access the card
{
    printf "Open of remote card failed\n"
    return -1;
}
...

Multiple cards are opened by indexing the remote card number:

hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INSTR");             // Opens the remote board #0
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INST0::INSTR");      // Opens the remote board #0
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INST1::INSTR");      // Opens the remote board #1
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INST2::INSTR");      // Opens the remote board #2

Error handling

If one action caused an error in the driver this error and the register and value where it occurs will be saved.

The driver is then locked until the error is read out using the error function spcm_dwGetErrorInfo_i32. Any calls to other functions will just return the error code ERR_LASTERR showing that there is an error to be read out.

This error locking functionality will prevent the generation of unseen false commands and settings that may lead to totally unexpected behavior. For sure there are only errors locked that result on false commands or settings. Any error code that is generated to report a condition to the user won’t lock the driver. As example the error code ERR_TIMEOUT showing that the a timeout in a wait function has occurred won’t lock the driver and the user can simply react to this error code without reading the complete error function.

As a benefit from this error locking it is not necessary to check the error return of each function call but just checking the error function once at the end of all calls to see where an error occurred. The enhanced error function returns a complete error description that will lead to the call that produces the error.
Example for error checking at end using the error text from the driver:

```c
char szErrorText[ERRORTEXTLEN];

spcm_dwSetParam_i64 (hDrv, SPC_SAMPLERATE, 1000000); // correct command
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, -345);       // faulty command
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 1024);   // correct command
if (spcm_dwGetErrorInfo_i32 (hDrv, NULL, NULL, szErrorText) != ERR_OK) // check for an error
{
    printf (szErrorText); // print the error text
    spcm_vClose (hDrv);  // close the driver
    exit (0);           // and leave the program
}
```

This short program then would generate a printout as:

```
Error occurred at register SPC_MEMSIZE with value -345: value not allowed
```

All error codes are described in detail in the appendix. Please refer to this error description and the description of the software register to examine the cause for the error message.

Any of the parameters of the spcm_dwGetErrorInfo_i32 function can be used to obtain detailed information on the error. If one is not interested in parts of this information it is possible to just pass a NULL (zero) to this variable like shown in the example. If one is not interested in the error text but wants to install its own error handler it may be interesting to just read out the error generating register and value.

Example for error checking with own (simple) error handler:

```c
uint32 dwErrorReg;
int32 lErrorValue;
uint32 dwErrorCode;

spcm_dwSetParam_i64 (hDrv, SPC_SAMPLERATE, 1000000); // correct command
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, -345);       // faulty command
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 1024);   // correct command
dwErrorCode = spcm_dwGetErrorInfo_i32 (hDrv, &dwErrorReg, &lErrorValue, NULL); // check for an error
if (dwErrorCode)
{
    printf ("Errorcode: %d in register %d at value %d\n", lErrorCode, dwErrorReg, lErrorValue);
    spcm_vClose (hDrv);  // close the driver
    exit (0);           // and leave the program
}
```

Gathering information from the card

When opening the card the driver library internally reads out a lot of information from the on-board eeprom. The driver also offers additional information on hardware details. All of this information can be read out and used for programming and documentation. This chapter will show all general information that is offered by the driver. There is also some more information on certain parts of the card, like clock machine or trigger machine, that is described in detail in the documentation of that part of the card.

All information can be read out using one of the spcm_dwGetParam functions. Please stick to the “Driver Functions” chapter for more details on this function.

Card type

The card type information returns the specific card type that is found under this device. When using multiple cards in one system it is highly recommended to read out this register first to examine the ordering of cards. Please don’t rely on the card ordering as this is based on the BIOS, the bus connections and the operating system.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_PCITYP</td>
<td>2000</td>
<td>read</td>
<td>type of board as listed in the table below</td>
</tr>
</tbody>
</table>

One of the following values is returned, when reading this register. Each card has its own card type constant defined in regs.h. Please note that when reading the card information as a hex value, the lower word shows the digits of the card name while the upper word is an indication for the used bus type.

<table>
<thead>
<tr>
<th>Card type as defined in regs.h</th>
<th>Value hexadecimal</th>
<th>Value decimal</th>
<th>Card type as defined in regs.h</th>
<th>Value hexadecimal</th>
<th>Value decimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>M4i.7725-x8</td>
<td>TYP_M4I7725_X8</td>
<td>77725h</td>
<td>M4i.7735-x8</td>
<td>TYP_M4I7735_X8</td>
<td>77735h</td>
</tr>
<tr>
<td>489255</td>
<td></td>
<td></td>
<td>489269</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Hardware and PCB version
Since all of the boards from Spectrum are modular boards, they consist of one base board and one piggy-back front-end module and eventually of an extension module like the star-hub. Each of these three kinds of hardware has its own version register. Normally you do not need this information but if you have a support question, please provide the revision together with it.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_PCIVERSION</td>
<td>2010</td>
<td>read</td>
<td>Base card version: the upper 16 bit show the hardware version, the lower 16 bit show the firmware version.</td>
</tr>
<tr>
<td>SPC_BASEPCBVERSION</td>
<td>2014</td>
<td>read</td>
<td>Base card PCB version: the lower 16 bit are divided into two 8 bit values containing pre/post decimal point version information. For example a lower 16 bit value of 0106h represents a PCB version V1.6. The upper 16 bit are always zero.</td>
</tr>
<tr>
<td>SPC_PCIEMODULEVERSION</td>
<td>2012</td>
<td>read</td>
<td>Module version: the upper 16 bit show the hardware version, the lower 16 bit show the firmware version.</td>
</tr>
<tr>
<td>SPC_MODULEPCBVERSION</td>
<td>2015</td>
<td>read</td>
<td>Module PCB version: the lower 16 bit are divided into two 8 bit values containing pre/post decimal point version information. For example a lower 16 bit value of 0106h represents a PCB version V1.6. The upper 16 bit are always zero.</td>
</tr>
</tbody>
</table>

If your board has an additional piggy-back extension module mounted you can get the hardware version with the following register.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_PCIEEXTVERSION</td>
<td>2011</td>
<td>read</td>
<td>Extension module version: the upper 16 bit show the hardware version, the lower 16 bit show the firmware version.</td>
</tr>
<tr>
<td>SPC_EXTPCBVERSION</td>
<td>2017</td>
<td>read</td>
<td>Extension module PCB version: the lower 16 bit are divided into two 8 bit values containing pre/post decimal point version information. For example a lower 16 bit value of 0106h represents a PCB version V1.6. The upper 16 bit are always zero.</td>
</tr>
</tbody>
</table>

Reading currently used PXI slot No. (M4x only)
For the PXIe cards of the M4x.xxxx series it is possible to read out the current slot number, in which the card is installed within the chassis:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_PCIHWSLOTNO</td>
<td>2055</td>
<td>read</td>
<td>Returns the currently used slot number of the chassis.</td>
</tr>
</tbody>
</table>

Firmware versions
All the cards from Spectrum typically contain multiple programmable devices such as FPGAs, CPLDs and the like. Each of these have their own dedicated firmware version. This version information is readable for each device through the various version registers. Normally you do not need this information but if you have a support question, please provide us with this information. Please note that number of devices and hence the readable firmware information is card series dependent:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
<th>Available for</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPCM_FW_CTRL</td>
<td>210000</td>
<td>read</td>
<td>Main control FPGA version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.</td>
<td>M2i</td>
</tr>
<tr>
<td>SPCM_FW_CTRL_GOLDEN</td>
<td>210001</td>
<td>read</td>
<td>Main control FPGA golden version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the golden (recovery) firmware, the type has always a value of 2.</td>
<td>---</td>
</tr>
<tr>
<td>SPCM_FW_CLOCK</td>
<td>210010</td>
<td>read</td>
<td>Clock distribution version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.</td>
<td>X</td>
</tr>
<tr>
<td>SPCM_FW_CONFIG</td>
<td>210020</td>
<td>read</td>
<td>Configuration controller version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.</td>
<td>X</td>
</tr>
<tr>
<td>SPCM_FW_MODULEA</td>
<td>210030</td>
<td>read</td>
<td>Frontend module A version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.</td>
<td>X</td>
</tr>
<tr>
<td>SPCM_FW_MODULEB</td>
<td>210031</td>
<td>read</td>
<td>Frontend module B version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.</td>
<td>X</td>
</tr>
<tr>
<td>SPCM_FW_MODEXTRA</td>
<td>210050</td>
<td>read</td>
<td>Extension module (StarHub) version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.</td>
<td>X</td>
</tr>
<tr>
<td>SPCM_FW_POWER</td>
<td>210060</td>
<td>read</td>
<td>Power controller version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.</td>
<td>---</td>
</tr>
</tbody>
</table>
Gathering information from the card

Programming the Board

Cards that do provide a golden recovery image for the main control FPGA, the currently booted firmware can additionally read out:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPCM_FW_CTRL_ACTIVE</td>
<td>210002</td>
<td>read</td>
<td>Cards that do provide a golden (recovery) firmware additionally have a register to read out the version information of the currently loaded firmware version string, do determine if it is standard or golden. The hexadecimal 32bit format is TVVVVUUUUh T: the currently booted type (1: standard, 2: golden) V: the version U: unused, in production versions always zero</td>
</tr>
</tbody>
</table>

### Production date

This register informs you about the production date, which is returned as one 32 bit long word. The lower word is holding the information about the year, while the upper word informs about the week of the year.

```
spcm_dwGetParam_i32 (hDrv, SPC_PCIDATE, &lProdDate);
printf ("Production: week &d of year &d\n", (lProdDate >> 16) & 0xffff, lProdDate & 0xffff);
```

### Last calibration date (analog cards only)

This register informs you about the date of the last factory calibration. When receiving a new card this date is similar to the delivery date when the production calibration is done. When returning the card to calibration this information is updated. This date is not updated when just doing an on-board calibration by the user. The date is returned as one 32 bit long word. The lower word is holding the information about the year, while the upper word informs about the week of the year.

### Serial number

This register holds the information about the serial number of the board. This number is unique and should always be sent together with a support question. Normally you use this information together with the register SPC_PCITYP to verify that multiple measurements are done with the exact same board.

### Maximum possible sampling rate

This register gives you the maximum possible sampling rate the board can run. The information provided here does not consider any restrictions in the maximum speed caused by special channel settings. For detailed information about the correlation between the maximum sampling rate and the number of activated channels please refer to the according chapter.

### Installed memory

This register returns the size of the installed on-board memory in bytes as a 64 bit integer value. If you want to know the amount of samples you can store, you must regard the size of one sample of your card. All 8 bit A/D and D/A cards use only one byte per sample, while all other A/D and D/A cards with 12, 14 and 16 bit resolution use two bytes to store one sample. All digital cards need one byte to store 8 data bits.
The following example is written for a „two bytes“ per sample card (12, 14 or 16 bit board), on any 8 bit card memory in MSamples is similar to memory in MBytes.

```c
spcm_dwGetParam_i64 (hDrv, SPC_PCIEMEMSIZE, &llInstMemsize);
printf ("Memory on card: %d MBytes\n", (int32) (llInstMemsize /1024/1024));
printf ("Memory on card: %d MBytes\n", (int32) (llInstMemsize /1024/1024/2));
```

### Installed features and options

The SPC_PCIEFEATURES register informs you about the features, that are installed on the board. If you want to know about one option being installed or not, you need to read out the 32 bit value and mask the interesting bit. In the table below you will find every feature that may be installed on a M2i/M3i/M4i/M4x/M2p card. Please refer to the ordering information to see which of these features are available for your card series.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_PCIEFEATURES</td>
<td>2120</td>
<td>read</td>
<td>PCI feature register. Holds the installed features and options as a bitfield. The read value must be masked out with one of the masks below to get information about one certain feature.</td>
</tr>
<tr>
<td>SPC_FEAT_MULTI</td>
<td>1h</td>
<td></td>
<td>Is set if the feature Multiple Recording / Multiple Replay is available.</td>
</tr>
<tr>
<td>SPC_FEAT_GATE</td>
<td>2h</td>
<td></td>
<td>Is set if the feature Gated Sampling / Gated Replay is available.</td>
</tr>
<tr>
<td>SPC_FEAT_DIGITAL</td>
<td>4h</td>
<td></td>
<td>Is set if the feature Digital Inputs / Digital Outputs is available.</td>
</tr>
<tr>
<td>SPC_FEAT_TIMESTAMP</td>
<td>8h</td>
<td></td>
<td>Is set if the feature Timestamp is available.</td>
</tr>
<tr>
<td>SPC_FEAT_STARHUB6, EXT</td>
<td>20h</td>
<td></td>
<td>Is set on the card, that carries the star-hub extension or piggy-back module for synchronizing up to 6 cards (M2p).</td>
</tr>
<tr>
<td>SPC_FEAT_STARHUB8, EXT</td>
<td>20h</td>
<td></td>
<td>Is set on the card, that carries the star-hub extension or piggy-back module for synchronizing up to 8 cards (M4i).</td>
</tr>
<tr>
<td>SPC_FEAT_STARHUB4</td>
<td>20h</td>
<td></td>
<td>Is set on the card, that carries the star-hub extension or piggy-back module for synchronizing up to 4 cards (M3i).</td>
</tr>
<tr>
<td>SPC_FEAT_STARHUB8</td>
<td>20h</td>
<td></td>
<td>Is set on the card, that carries the star-hub extension or piggy-back module for synchronizing up to 8 cards (M3i).</td>
</tr>
<tr>
<td>SPC_FEAT_STARHUB16</td>
<td>40h</td>
<td></td>
<td>Is set on the card, that carries the star-hub extension or piggy-back module for synchronizing up to 16 cards (M2i).</td>
</tr>
<tr>
<td>SPC_FEAT_BASEXIO</td>
<td>100h</td>
<td></td>
<td>Is set if the feature ABA mode is available.</td>
</tr>
<tr>
<td>SPC_FEAT_AMPPER, 12V</td>
<td>200h</td>
<td></td>
<td>Arbitrary Waveform Generators only: card has additional set of calibration values for amplifier card.</td>
</tr>
<tr>
<td>SPC_FEAT_STARHUBSYSTEMMASTER</td>
<td>400h</td>
<td></td>
<td>Is set in the card that carries a System Star-Hub Master card to connect multiple systems (M4i).</td>
</tr>
<tr>
<td>SPC_FEAT_STARHUBSYSSLAVE</td>
<td>400h</td>
<td></td>
<td>Is set in the card that carries a System Star-Hub Slave module to connect with System Star-Hub master systems (M2i).</td>
</tr>
<tr>
<td>SPC_FEAT_NETBOX</td>
<td>8000h</td>
<td></td>
<td>The card is physically mounted within a digitizerNETBOX or generatorNETBOX.</td>
</tr>
<tr>
<td>SPC_FEAT_REMOTEZYHER</td>
<td>10000h</td>
<td></td>
<td>Support for the Spectrum Remote Server option is installed on this card.</td>
</tr>
<tr>
<td>SPC_FEAT_SCAPP</td>
<td>20000h</td>
<td></td>
<td>Support for the SCAPP option allowing CUDA RDMA access to supported graphics cards for GPU calculations (M4i and M2p).</td>
</tr>
<tr>
<td>SPC_FEAT_DIG16, 5MB</td>
<td>40000h</td>
<td></td>
<td>M2p: Set if option M2p.xxxx-Dig5MB is installed, adding 16 additional digital I/Os via SMB connectors.</td>
</tr>
<tr>
<td>SPC_FEAT_DIG16, FX2</td>
<td>80000h</td>
<td></td>
<td>M2p: Set if option M2p.xxxx-DigFX2 is installed, adding 16 additional digital I/Os via FX2 multipin connectors.</td>
</tr>
<tr>
<td>SPC_FEAT_AMPLIFIER_10V</td>
<td>200h</td>
<td></td>
<td>Is set if the feature ABA mode is available.</td>
</tr>
<tr>
<td>SPC_FEAT_SEQUENCE</td>
<td>1000h</td>
<td></td>
<td>Only available for output cards or I/O cards. Sequence mode available.</td>
</tr>
<tr>
<td>SPC_FEAT_STARHUBSYSSLAVE</td>
<td>40000h</td>
<td></td>
<td>Is set in the card that carries a System Star-Hub Slave module to connect with System Star-Hub master systems (M4i).</td>
</tr>
<tr>
<td>SPC_FEAT_NETBOX</td>
<td>8000h</td>
<td></td>
<td>The card is physically mounted within a digitizerNETBOX or generatorNETBOX.</td>
</tr>
<tr>
<td>SPC_FEAT_REMOTEZYHER</td>
<td>10000h</td>
<td></td>
<td>Support for the Spectrum Remote Server option is installed on this card.</td>
</tr>
<tr>
<td>SPC_FEAT_SCAPP</td>
<td>20000h</td>
<td></td>
<td>Support for the SCAPP option allowing CUDA RDMA access to supported graphics cards for GPU calculations (M4i and M2p).</td>
</tr>
<tr>
<td>SPC_FEAT_DIG16, 5MB</td>
<td>40000h</td>
<td></td>
<td>M2p: Set if option M2p.xxxx-Dig5MB is installed, adding 16 additional digital I/Os via SMB connectors.</td>
</tr>
<tr>
<td>SPC_FEAT_DIG16, FX2</td>
<td>80000h</td>
<td></td>
<td>M2p: Set if option M2p.xxxx-DigFX2 is installed, adding 16 additional digital I/Os via FX2 multipin connectors.</td>
</tr>
<tr>
<td>SPC_FEAT_DIGITALBWFILTER</td>
<td>100000h</td>
<td></td>
<td>Is set in the card that carries a System Star-Hub Slave module to connect with System Star-Hub master systems (M4i).</td>
</tr>
<tr>
<td>SPC_FEAT_CUSTOMMOD_MASK</td>
<td>F000000h</td>
<td></td>
<td>The upper 4 bit of the feature register is used to mark special custom modifications. This is only used if the card has been specially customized. Please refer to the extra documentation for the meaning of the custom modifications (M2i/M3i). For M4i, M4x and M2p cards see „Custom modifications“ chapter instead.</td>
</tr>
</tbody>
</table>

The following example demonstrates how to read out the information about one feature.

```c
spcm_dwGetParam_i32 (hDrv, SPC_PCIEFEATURES, &lFeatures);
if (lFeatures & SPCM_FEAT_DIGITAL)
    spcm_dwGetParam_i32 (hDrv, SPC_PCIEFEATURES, &lFeatures);
printf("Option digital inputs/outputs is installed on your card\n");
```

The following example demonstrates how to read out the custom modification code.

```c
spcm_dwGetParam_i32 (hDrv, SPC_PCIEFEATURES, &lFeatures);
if (lFeatures & SPCM_FEAT_CUSTOMMOD_MASK)
    lCustomMod = (lFeatures >> 28) & 0xF;
if (lCustomMod != 0)
    printf("Custom modification no. %d is installed.\n", lCustomMod);
```

### Installed extended Options and Features

Some cards (such as M4i/M4x/M2p cards) can have advanced features and options installed. This can be read out with with the following register:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_PCIEEXTFEATURES</td>
<td>2121</td>
<td>read</td>
<td>PCI extended feature register. Holds the installed extended features and options as a bitfield. The read value must be masked out with one of the masks below to get information about one certain feature.</td>
</tr>
</tbody>
</table>
Gathering information from the card

Programming the Board

Some more detailed card information, that might be useful for the application to know, can be read out with the following registers:

### Function type of the card

This register returns the basic type of the card:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_FNCTYPE</td>
<td>2001</td>
<td>read</td>
<td>Gives information about what type of card it is.</td>
</tr>
<tr>
<td>SPC_TYPE_AI</td>
<td>1h</td>
<td></td>
<td>Analog input card (analog acquisition, the M2i.4028 and M2i.4038 also return this value)</td>
</tr>
<tr>
<td>SPC_TYPE_AO</td>
<td>2h</td>
<td></td>
<td>Analog output card (arbitrary waveform generators)</td>
</tr>
<tr>
<td>SPC_TYPE_D1</td>
<td>4h</td>
<td></td>
<td>Digital input card (logic analyzer card)</td>
</tr>
<tr>
<td>SPC_TYPE_D2</td>
<td>8h</td>
<td></td>
<td>Digital output card (pattern generators)</td>
</tr>
<tr>
<td>SPC_TYPE_D3</td>
<td>10h</td>
<td></td>
<td>Digital I/O (input/output) card, where the direction is software selectable.</td>
</tr>
</tbody>
</table>

### Used type of driver

This register holds the information about the driver that is actually used to access the board. Although the driver interface doesn’t differ between Windows and Linux systems it may be of interest for a universal program to know on which platform it is working.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_GETDEVTYPE</td>
<td>1220</td>
<td>read</td>
<td>Gives information about what type of driver is actually used</td>
</tr>
<tr>
<td>DRVTP_WDM32</td>
<td>4</td>
<td></td>
<td>Windows WDM 32bit driver is used [99/110/112] and Windows 8/10</td>
</tr>
<tr>
<td>DRVTP_WDM64</td>
<td>5</td>
<td></td>
<td>Windows WDM 64bit driver is used by 64bit application [99/110/112] and Windows 8/10</td>
</tr>
<tr>
<td>DRVTP_WOW64</td>
<td>6</td>
<td></td>
<td>Windows WDM 64bit driver is used by 32bit application [99/110/112] and Windows 8/10</td>
</tr>
<tr>
<td>DRVTP_LINUX32</td>
<td>1</td>
<td></td>
<td>Linux 32bit driver is used</td>
</tr>
<tr>
<td>DRVTP_LINUX64</td>
<td>7</td>
<td></td>
<td>Linux 64bit driver is used</td>
</tr>
</tbody>
</table>

### Driver version

This register holds information about the currently installed driver library. As the drivers are permanently improved and maintained and new features are added user programs that rely on a new feature are requested to check the driver version whether this feature is installed.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_GETDRVERSION</td>
<td>1200</td>
<td>read</td>
<td>Gives information about the driver library version</td>
</tr>
</tbody>
</table>

The resulting 32 bit value for the driver version consists of the three version number parts shown in the table below:

<table>
<thead>
<tr>
<th>Driver Major Version</th>
<th>Driver Minor Version</th>
<th>Driver Build</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 bit wide, bit 24 to bit 31</td>
<td>8 bit wide, bit 16 to bit 23</td>
<td>16 bit wide, bit 0 to bit 15</td>
</tr>
</tbody>
</table>

### Kernel Driver version

This register informs about the actually used kernel driver. Windows users can also get this information from the device manager. Please refer to the „Driver Installation“ chapter. On Linux systems this information is also shown in the kernel message log at driver start time.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_GETKERNELVERSION</td>
<td>1210</td>
<td>read</td>
<td>Gives information about the kernel driver version</td>
</tr>
</tbody>
</table>
Programming the Board

The resulting 32 bit value for the driver version consists of the three version number parts shown in the table below:

<table>
<thead>
<tr>
<th>Driver Major Version</th>
<th>Driver Minor Version</th>
<th>Driver Build</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 Bit wide, bit 24 to bit 31</td>
<td>8 Bit wide, bit 16 to bit 23</td>
<td>16 Bit wide, bit 0 to bit 15</td>
</tr>
</tbody>
</table>

The following example demonstrates how to read out the kernel and library version and how to print them.

```c
spcm_dwGetParam_i32 (hDrv, SPC_GETDRVVERSION, &lLibVersion);
spcm_dwGetParam_i32 (hDrv, SPC_GETKERNELVERSION, &lKernelVersion);
printf("Kernel V \%d.\%d build \%d\n",lKernelVersion >> 24, (lKernelVersion >> 16) & 0xff, lKernelVersion & 0xffff);
printf("Library V \%d.\%d build \%d\n",lLibVersion >> 24, (lLibVersion >> 16) & 0xff, lLibVersion & 0xffff);
```

This small program will generate an output like this:

```
Kernel V 1.11 build 817
Library V 1.1 build 854
```

Custom modifications

Since all of the boards from Spectrum are modular boards, they consist of one base board and one piggy-back front-end module and eventually of an extension module like the Star-Hub. Each of these three kinds of hardware has its own version register. Normally you do not need this information but if you have a support question, please provide the revision together with it.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPCM_CUSTOMMOD</td>
<td>3130</td>
<td>read</td>
<td>Dedicated feature register used to mark special custom modifications of the base card and/or the front-end module and/or the Star-Hub module. This is only used if the card has been specially customized. Please refer to the extra documentation for the meaning of the custom modifications. This register is supported for all M4i, M4x, M2p and digitizerNETBOXgeneratorNETBOX based upon these series.</td>
</tr>
<tr>
<td>SPCM_CUSTOMMOD_BASE_MASK</td>
<td>000000FFh</td>
<td>Mask for the custom modification of the base card.</td>
<td></td>
</tr>
<tr>
<td>SPCM_CUSTOMMOD_MODULE_MASK</td>
<td>0000FF00h</td>
<td>Mask for the custom modification of the front-end module(s).</td>
<td></td>
</tr>
<tr>
<td>SPCM_CUSTOMMOD_STARHUB_MASK</td>
<td>00FF0000h</td>
<td>Mask out custom modification of the Star-Hub module.</td>
<td></td>
</tr>
</tbody>
</table>

Reset

Every Spectrum card can be reset by software. Concerning the hardware, this reset is the same as the power-on reset when starting the host computer. In addition to the power-on reset, the reset command also brings all internal driver settings to a defined default state. A software reset is automatically performed, when the driver is first loaded after starting the host system.

It is recommended, that every custom written program performs a software reset first, to be sure that the driver is in a defined state independent from possible previous setting.

Performing a board reset can be easily done by the related board command mentioned in the following table.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_M2CMD</td>
<td>100</td>
<td>w</td>
<td>Command register of the board.</td>
</tr>
<tr>
<td>M2CMD_CARD_RESET</td>
<td>1h</td>
<td></td>
<td>A software and hardware reset is done for the board. All settings are set to the default values. The data in the board’s onboard memory will be no longer valid. Any output signals like trigger or clock output will be disabled.</td>
</tr>
</tbody>
</table>
Digital Inputs

Channel Selection

One key setting that influences nearly all other possible settings is the channel enable register. An unique feature of the Spectrum boards is the possibility to program the data width. The complete on-board memory can then be used by samples with the actual data width.

This description shows you the channel enable register for the complete board family. However your specific board may have less input/output bits depending on the board type you purchased does not allow you to set the maximum number of bits shown here. The channel enable register is set as a 64 bit wide bitfield coping all possible channel enable combination.

The following tables shows all allowed settings for the channel enable register for:

### Important note on channel selection

As some of the manuals passages are used in more than one hardware manual most of the registers and channel settings throughout this handbook are described for the maximum number of possible channels that are available on one card of the current series. There can be less channels on your actual type of board or bus-system. Please refer to the technical data section to get the actual number of available channels.

### Read out of input features

The digital inputs of the different cards do have different features implemented, that can be read out to make the software more general. If you only operate one single card type in your software it is not necessary to read out these features.

Please note that the following table shows all input features settings that are available throughout all Spectrum digital I/O and logic analyzer cards. Some of these features are not installed on your specific hardware.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_READDFEATURES</td>
<td>3103</td>
<td>read</td>
<td>Returns a bit map with the available features of the digital input path. The possible return values are listed below.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Feature Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPCM_DI_TERM</td>
<td>Programmable input termination available</td>
</tr>
<tr>
<td>SPCM_DI_SE</td>
<td>Input is single-ended. If available together with SPC_DI_DIFF: input type is software selectable.</td>
</tr>
<tr>
<td>SPCM_DI_DIFF</td>
<td>Input is differential. If available together with SPC_DI_SE: input type is software selectable.</td>
</tr>
<tr>
<td>SPCM_DI_PROGTHRESHOLD</td>
<td>Input offset programmable in per cent of input range</td>
</tr>
<tr>
<td>SPCM_DI_HIGHIMP</td>
<td>High impedance input is available. If available together with SPCM_DI_TERM: input impedance is software selectable.</td>
</tr>
<tr>
<td>SPCM_DI_LOWIMP</td>
<td>Low impedance input is available. If available together with SPCM_DI_TERM: input impedance is software selectable.</td>
</tr>
<tr>
<td>SPCM_DI_INDPULSEREAD</td>
<td>Trigger pulsewidth is individually per channel programmable.</td>
</tr>
<tr>
<td>SPCM_DI_INDPULSEWIDTH</td>
<td>The input channel is connected with a digital output (DO) channel (digital I/O cards only).</td>
</tr>
</tbody>
</table>
Setting up the input threshold and termination (single-ended models only)

Programmable input threshold

For the single-ended inputs the threshold can be defined per data byte, to accommodate for different logic level standards:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
<th>Offset range</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_THRESHOLD0</td>
<td>42400</td>
<td>read/write</td>
<td>Defines the common input threshold level for data lines D7 .. D0</td>
<td>0 .. 4000 mV in steps of 10 mV</td>
</tr>
<tr>
<td>SPC_THRESHOLD1</td>
<td>42401</td>
<td>read/write</td>
<td>Defines the common input threshold level for data lines D15 .. D8</td>
<td>0 .. 4000 mV in steps of 10 mV</td>
</tr>
<tr>
<td>SPC_THRESHOLD2</td>
<td>42402</td>
<td>read/write</td>
<td>Defines the common input threshold level for data lines D23 .. D16</td>
<td>0 .. 4000 mV in steps of 10 mV</td>
</tr>
<tr>
<td>SPC_THRESHOLD3</td>
<td>42403</td>
<td>read/write</td>
<td>Defines the common input threshold level for data lines D31 .. D24</td>
<td>0 .. 4000 mV in steps of 10 mV</td>
</tr>
</tbody>
</table>

As an example define two different levels for the two data bytes:

```
spcm_dwSetParam_i64 (hDrv, SPC_THRESHOLD0, 1500); // set D0..D7 threshold to 1500 mV
spcm_dwSetParam_i64 (hDrv, SPC_THRESHOLD1, 600);  // set D8..D15 threshold to 600 mV
```

Programmable input termination

For the single-ended inputs the termination can also be defined per data byte:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_75OHM0</td>
<td>30060</td>
<td>read/write</td>
<td>A &quot;1&quot; sets the 75 Ω termination to GND for D7 .. D0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>A &quot;0&quot; sets the termination to 4.7 kΩ to GND.</td>
</tr>
<tr>
<td>SPC_75OHM1</td>
<td>30160</td>
<td>read/write</td>
<td>A &quot;1&quot; sets the 75 Ω termination to GND for D15 .. D8.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>A &quot;0&quot; sets the termination to 4.7 kΩ to GND.</td>
</tr>
<tr>
<td>SPC_75OHM2</td>
<td>30260</td>
<td>read/write</td>
<td>A &quot;1&quot; sets the 75 Ω termination to GND for D23 .. D16.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>A &quot;0&quot; sets the termination to 4.7 kΩ to GND.</td>
</tr>
<tr>
<td>SPC_75OHM3</td>
<td>30360</td>
<td>read/write</td>
<td>A &quot;1&quot; sets the 75 Ω termination to GND for D31 .. D24.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>A &quot;0&quot; sets the termination to 4.7 kΩ to GND.</td>
</tr>
</tbody>
</table>

As an example enable termination for byte0 and set byte1 to high-impedance:

```
spcm_dwSetParam_i64 (hDrv, SPC_75OHM0, 1); // set to 75 Ohm
spcm_dwSetParam_i64 (hDrv, SPC_75OHM1, 0); // set to 4.7 kOhm
```
Acquisition modes

Your card is able to run in different modes. Depending on the selected mode there are different registers that each define an aspect of this mode. The single modes are explained in this chapter. Any further modes that are only available if an option is installed on the card is documented in a later chapter.

Overview

This chapter gives you a general overview on the related registers for the different modes. The use of these registers throughout the different modes is described in the following chapters.

Setup of the mode

The mode register is organized as a bitmap. Each mode corresponds to one bit of this bitmap. When defining the mode to use, please be sure just to set one of the bits. All other settings will return an error code.

The main difference between all standard and all FIFO modes is that the standard modes are limited to on-board memory and therefore can run with full sampling rate. The FIFO modes are designed to transfer data continuously over the bus to PC memory or to hard disk and can therefore run much longer. The FIFO modes are limited by the maximum bus transfer speed the PC can use. The FIFO mode uses the complete installed on-board memory as a FIFO buffer.

However as you’ll see throughout the detailed documentation of the modes the standard and the FIFO mode are similar in programming and behavior and there are only a very few differences between them.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_CARDMODE</td>
<td>9500</td>
<td>read/write</td>
<td>Defines the used operating mode, a read command will return the currently used mode.</td>
</tr>
<tr>
<td>SPC_AVAILCARDMODES</td>
<td>9501</td>
<td>read</td>
<td>Returns a bitmap with all available modes on your card. The modes are listed below.</td>
</tr>
</tbody>
</table>

Acquisition modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>Value</th>
<th>Available on</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_REC_STD_SINGLE</td>
<td>1h</td>
<td>all cards</td>
<td>Data acquisition to on-board memory for one single trigger event</td>
</tr>
<tr>
<td>SPC_REC_STD_MULTI</td>
<td>2h</td>
<td>all cards</td>
<td>Data acquisition to on-board memory for multiple trigger events. Each recorded segment has the same size. This mode is described in greater detail in a special chapter about the Multiple Recording option.</td>
</tr>
<tr>
<td>SPC_REC_STD_GATE</td>
<td>4h</td>
<td>all cards</td>
<td>Data acquisition to on-board memory using an external Gate signal. Acquisition is only done as long as the gate signal has a programmed level. The mode is described in greater detail in a special chapter about the Gated Sampling option.</td>
</tr>
<tr>
<td>SPC_REC_STD_ABA</td>
<td>8h</td>
<td>digitizer only</td>
<td>Data acquisition to on-board memory for multiple trigger events. While the multiple trigger events are stored with programmed sampling rate the inputs are sampled continuously with a slower sampling speed. The mode is described in a special chapter about ABA mode option.</td>
</tr>
<tr>
<td>SPC_REC_STD_SEGSTATS</td>
<td>10000h</td>
<td>M4i/M4x.2xxx DN2/DN6.4xxx</td>
<td>Data acquisition to on-board memory for multiple trigger events, using Block/Segment Statistic Module (FPGA firmware Option).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>M4i/M4x.44xx DN2/DN6.2xx DN2/DN6.44x digitizer only</td>
<td></td>
</tr>
<tr>
<td>SPC_REC_STD_AVERAGE</td>
<td>20000h</td>
<td>M4i/M4x.2xxx DN2/DN6.44x digitizer only</td>
<td>Data acquisition to on-board memory for multiple trigger events, using Block Average Module (FPGA firmware Option).</td>
</tr>
<tr>
<td>SPC_REC_STD_BOXCAR</td>
<td>80000h</td>
<td>M4i/M4x.44xx DN2/DN6.44x digitizer only</td>
<td>Enables Boxcar Averaging for standard acquisition. Requires digitizer module with firmware version V29 or newer.</td>
</tr>
<tr>
<td>SPC_REC_FIFO_SINGE</td>
<td>10h</td>
<td>all cards</td>
<td>Continuous data acquisition for one single trigger event. The on-board memory is used completely as FIFO buffer.</td>
</tr>
<tr>
<td>SPC_REC_FIFO_MULTI</td>
<td>20h</td>
<td>all cards</td>
<td>Continuous data acquisition for multiple trigger events.</td>
</tr>
<tr>
<td>SPC_REC_FIFO_GATE</td>
<td>40h</td>
<td>all cards</td>
<td>Continuous data acquisition using an external gate signal.</td>
</tr>
<tr>
<td>SPC_REC_FIFO_ABA</td>
<td>80h</td>
<td>digitizer only</td>
<td>Continuous data acquisition for multiple trigger events together with continuous data acquisition with a slower sampling clock.</td>
</tr>
<tr>
<td>SPC_REC_FIFO_SEGSTATS</td>
<td>100000h</td>
<td>M4i/M4x.2xxx M4i/M4x.44xx DN2/DN6.2xx DN2/DN6.44x digitizer only</td>
<td>Enables Block/Segment Statistic for FIFO acquisition (FPGA firmware Option).</td>
</tr>
<tr>
<td>SPC_REC_FIFO_AVERAGE</td>
<td>200000h</td>
<td>M4i/M4x.2xxx M4i/M4x.44xx DN2/DN6.2xx DN2/DN6.44x digitizer only</td>
<td>Enables Block Averaging for FIFO acquisition (FPGA firmware Option).</td>
</tr>
<tr>
<td>SPC_REC_FIFO_BOXCAR</td>
<td>1000000h</td>
<td>M4i/M4x.44xx DN2/DN6.44x digitizer only</td>
<td>Enables Boxcar Averaging for FIFO acquisition. Requires digitizer module firmware version V29 or newer.</td>
</tr>
<tr>
<td>SPC_REC_FIFO_SINGE_MONITOR</td>
<td>2000000h</td>
<td>digitizer only</td>
<td>Combination of SPC_REC_FIFO_SINGE mode with additional slower sampling clock data stream for monitoring purposes (same as A-data of SPC_REC_FIFO_ABA mode).</td>
</tr>
</tbody>
</table>
Commands

The data acquisition/data replay is controlled by the command register. The command register controls the state of the card in general and also the state of the different data transfers. Data transfers are explained in an extra chapter later on.

The commands are split up into two types of commands: execution commands that fulfill a job and wait commands that will wait for the occurrence of an interrupt. Again the commands register is organized as a bitmap allowing you to set several commands together with one call. As not all of the command combinations make sense (like the combination of reset and start at the same time) the driver will check the given command and return an error code ERR_SEQUENCE if one of the given commands is not allowed in the current state.

Card execution commands

- **SPC_M2CMD 100**: Performs a hard and software reset of the card as explained further above.
- **M2CMD_CARD_RESET 1h**: Writes the current setup to the card without starting the hardware. This command may be useful if changing some internal settings like clock frequency and enabling outputs.
- **M2CMD_CARD_WRITESETUP 2h**: Starts the card with all selected settings. This command automatically writes all settings to the card if any of the settings has been changed since the last one was written. After card has been started, only some of the settings might be changed while the card is running, such as e.g. output level and offset for D/A replay cards.
- **M2CMD_CARD_ENABLETRIGGER 8h**: The trigger detection is enabled. This command can be either sent together with the start command to enable trigger immediately or in a second call after some external hardware has been started.
- **M2CMD_CARD_FORCETRIGGER 10h**: This command forces a trigger even if none has been detected so far. Sending this command together with the start command is similar to using the software trigger.
- **M2CMD_CARD_DISABLETRIGGER 20h**: The trigger detection is disabled. All further trigger events are ignored until the trigger detection is again enabled. When starting the card the trigger detection is started disabled.
- **M2CMD_CARD_STOP 40h**: Stops the current run of the card. If the card is not running this command has no effect.

Card wait commands

These commands do not return until either the defined state has been reached which is signaled by an interrupt from the card or the timeout counter has expired. If the state has been reached the command returns with an ERR_OK. If a timeout occurs the command returns with ERR_TIMEOUT. If the card has been stopped from a second thread with a stop or reset command, the wait function returns with ERR_ABORT.

- **M2CMD_CARD_WAITPREFULL 1000h**: Acquisition modes only: the command waits until the pretrigger area has once been filled with data. After pretrigger area has been filled the internal trigger engine starts to look for trigger events if the trigger detection has been enabled.
- **M2CMD_CARD_WAITTRIGGER 2000h**: Waits until the first trigger event has been detected by the card. If using a mode with multiple trigger events like Multiple Recording or Gated Sampling there only the first trigger detection will generate an interrupt for this wait command.
- **M2CMD_CARD_WAITREADY 4000h**: Waits until the card has completed the current run. In an acquisition mode receiving this command means that all data has been acquired. In a generation mode receiving this command means that the output has stopped.

Wait command timeout

If the state for which one of the wait commands is waiting isn’t reached any of the wait commands will either wait forever if no timeout is defined or it will return automatically with an ERR_TIMEOUT if the specified timeout has expired.

As a default the timeout is disabled. After defining a timeout this is valid for all following wait commands until the timeout is disabled again by writing a zero to this register.

A timeout occurring should not be considered as an error. It did not change anything on the board status. The board is still running and will complete normally. You may use the timeout to abort the run after a certain time if no trigger has occurred. In that case a stop command is necessary after receiving the timeout. It is also possible to use the timeout to update the user interface frequently and simply call the wait function afterwards again.

Example for card control:

```c
// card is started and trigger detection is enabled immediately
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER);

// we wait a maximum of 1 second for a trigger detection. In case of timeout we force the trigger
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_WAITTRIGGER, 1000);
if (spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_WAITTRIGGER) == ERR_TIMEOUT) {
    printf ("No trigger detected so far, we force a trigger now!\n\n");
    spcm_dwSetParam (hDrv, SPC_M2CMD, M2CMD_CARD_FORCETRIGGER);
}

// we disable the timeout and wait for the end of the run
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_WAITREADY);
printf ("Card has stopped now!\n\n");
```
### Card Status

In addition to the wait for an interrupt mechanism or completely instead of it one may also read out the current card status by reading the SPC_M2STATUS register. The status register is organized as a bitmap, so that multiple bits can be set, showing the status of the card and also of the different data transfers.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_M2STATUS</td>
<td>110</td>
<td>read only</td>
<td>Reads out the current status information</td>
</tr>
<tr>
<td>M2STAT_CARD_PRETRIGGER</td>
<td>1h</td>
<td>Acquisition modes only: the pretrigger area has been filled.</td>
<td></td>
</tr>
<tr>
<td>M2STAT_CARD_TRIGGER</td>
<td>2h</td>
<td>The first trigger has been detected.</td>
<td></td>
</tr>
<tr>
<td>M2STAT_CARD_READY</td>
<td>4h</td>
<td>The card has finished its run and is ready.</td>
<td></td>
</tr>
<tr>
<td>M2STAT_CARD_SEGMENT_PRETRG</td>
<td>8h</td>
<td>Multi/ABA/Gated acquisition of M4i/M4x/M2p only: the pretrigger area of one segment has been filled.</td>
<td></td>
</tr>
</tbody>
</table>

### Acquisition cards status overview

The following drawing gives you an overview of the card commands and card status information. After start of card with M2CMD_CARD_START the card is acquiring pretrigger data until one time complete pretrigger data has been acquired. Then the status bit M2STAT_CARD_PRETRIGGER is set. Either the trigger has been enabled together with the start command or the card now waits for trigger enable command M2CMD_CARD_ENABLETRIGGER. After receiving this command the trigger engine is enabled and card checks for a trigger event. As soon as the trigger event is received the status bit M2STAT_CARD_TRIGGER is set and the card acquires the programmed posttrigger data. After all post trigger data has been acquired the status bit M2STAT_CARD_READY is set and data can be read out:

### Generation card status overview

This drawing gives an overview of the card commands and status information for a simple generation mode. After start of card with the M2CMD_CARD_START the card is armed and waiting. Either the trigger has been enabled together with the start command or the card now waits for trigger enable command M2CMD_CARD_ENABLETRIGGER. After receiving this command the trigger engine is enabled and card checks for a trigger event. As soon as the trigger event is received the status bit M2STAT_CARD_TRIGGER is set and the card starts with the data replay. After replay has been finished - depending on the programmed mode - the status bit M2STAT_CARD_READY is set and the card stops.

### Data Transfer

Data transfer consists of two parts: the buffer definition and the commands/status information that controls the transfer itself. Data transfer shares the command and status register with the card control commands and status information. In general the following details on the data transfer are valid for any data transfer in any direction:

- The memory size register (SPC_MEMSIZE) must be programmed before starting the data transfer.
- When the hardware buffer is adjusted from its default (see "Output latency" section later in this manual), this must be done before defining the transfer buffers in the next step via the spcm_dwDefTransfer function.
- Before starting a data transfer the buffer must be defined using the spcm_dwDefTransfer function.
- Each defined buffer is only used once. After transfer has ended the buffer is automatically invalidated.
- If a buffer has to be deleted although the data transfer is in progress or the buffer has at least been defined it is necessary to call the spcm_dwInvalidateBuf function.
Definition of the transfer buffer

Before any data transfer can start it is necessary to define the transfer buffer with all its details. The definition of the buffer is done with the spcm_dwDefTransfer function as explained in an earlier chapter.

This function is used to define buffers for standard sample data transfer as well as for extra data transfer for additional ABA or timestamp information. Therefore the dwBufType parameter can be one of the following:

<table>
<thead>
<tr>
<th>Buffer Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPCM_BUF_DATA</td>
<td>1000 Buffer is used for transfer of standard sample data</td>
</tr>
<tr>
<td>SPCM_BUF_ABA</td>
<td>2000 Buffer is used to read out slow ABA data. Details on this mode are described in the chapter about the ABA mode option.</td>
</tr>
<tr>
<td>SPCM_BUF_TIMESTAMP</td>
<td>3000 Buffer is used to read out timestamp information. Details on this mode are described in the chapter about the timestamp option.</td>
</tr>
</tbody>
</table>

The dwDirection parameter defines the direction of the following data transfer:

<table>
<thead>
<tr>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPCM_DIR_PCTOCARD</td>
<td>0 Transfer is done from PC memory to on-board memory of card</td>
</tr>
<tr>
<td>SPCM_DIR_CARDTOPC</td>
<td>1 Transfer is done from on-board memory of card to PC memory</td>
</tr>
<tr>
<td>SPCM_DIR_CARDTOGPU</td>
<td>2 RDMA transfer from card memory to GPU memory, SCAPP option needed, Linux only</td>
</tr>
<tr>
<td>SPCM_DIR_GPUTOCARD</td>
<td>3 RDMA transfer from GPU memory to card memory, SCAPP option needed, Linux only</td>
</tr>
</tbody>
</table>

The dwNotifySize parameter defines the amount of bytes after which an interrupt should be generated. If leaving this parameter zero, the transfer will run until all data is transferred and then generate an interrupt. Filling in notify size > zero will allow you to use the amount of data that has been transferred so far. The notify size is used on FIFO mode to implement a buffer handshake with the driver or when transferring large amount of data where it may be of interest to start data processing while data transfer is still running. Please see the chapter on handling positions further below for details.

The Notify size sticks to the page size which is defined by the PC hardware and the operating system. Therefore the notify size must be a multiple of 4 kByte. For data transfer it may also be a fraction of 4k in the range of 16, 32, 64, 128, 256, 512, 1k or 2k. No other values are allowed. For ABA and timestamp the notify size can be 2k as a minimum. If you need to work with ABA or timestamp data in smaller chunks please use the polling mode as described later.

The pvDataBuffer must point to an allocated data buffer for the transfer. Please be sure to have at least the amount of memory allocated that you program to be transferred. If the transfer is going from card to PC this data is overwritten with the current content of the card on-board memory.

The pvDataBuffer needs to be aligned to a page size (4096 bytes). Please use appropriate software commands when allocating the data buffer. Using a non-aligned buffer may result in data corruption.

When not doing FIFO mode one can also use the qwBrdOffs parameter. This parameter defines the starting position for the data transfer as byte value in relation to the beginning of the card memory. Using this parameter allows it to split up data transfer in smaller chunks if one has acquired a very large on-board memory.

The qwTransferLen parameter defines the number of bytes that has to be transferred with this buffer. Please be sure that the allocated memory has at least the size that is defined in this parameter. In standard mode this parameter cannot be larger than the amount of data defined with memory size.

Memory test mode

In some cases it might be of interest to transfer data in the opposite direction. Therefore a special memory test mode is available which allows random read and write access of the complete on-board memory. While memory test mode is activated no normal card commands are processed:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_MEMTEST</td>
<td>200700</td>
<td>read/write</td>
<td>Writing a 1 activates the memory test mode, no commands are then processed. Writing a 0 deactivates the memory test mode again.</td>
</tr>
</tbody>
</table>
**Invalidation of the transfer buffer**

The command can be used to invalidate an already defined buffer if the buffer is about to be deleted by user. This function is automatically called if a new buffer is defined or if the transfer of a buffer has completed.

```c
uint32 _stdcall spcm_dwInvalidateBuf ( // invalidate the transfer buffer
    drv_handle hDevice,                // handle to an already opened device
    uint32 dwBufType);                 // type of the buffer to invalidate as listed above under SPCM_BUF_XXXX
```

The `dwBufType` parameter need to be the same parameter for which the buffer has been defined:

<table>
<thead>
<tr>
<th>Buffer Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPCM_BUF_DATA 1000</td>
<td>Buffer is used for transfer of standard sample data</td>
</tr>
<tr>
<td>SPCM_BUF_ABA 2000</td>
<td>Buffer is used to read out slow ABA data. Details on this mode are described in the chapter about the ABA mode option. The ABA mode is only available on analog acquisition cards.</td>
</tr>
<tr>
<td>SPCM_BUF_TIMESTAMP 3000</td>
<td>Buffer is used to read out timestamp information. Details on this mode are described in the chapter about the timestamp option. The timestamp mode is only available on analog or digital acquisition cards.</td>
</tr>
</tbody>
</table>

**Commands and Status information for data transfer buffers.**

As explained above the data transfer is performed with the same command and status registers like the card control. It is possible to send commands for card control and data transfer at the same time as shown in the examples further below.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_M2CMD</td>
<td>100</td>
<td>write only</td>
<td>Executes a command for the card or data transfer</td>
</tr>
<tr>
<td>M2CMD_DATA_STARTDMA</td>
<td>1000h</td>
<td></td>
<td>Starts the DMA transfer for an already defined buffer. In acquisition mode it may be that the card hasn’t received a trigger yet, in that case the transfer start is delayed until the card receives the trigger event</td>
</tr>
<tr>
<td>M2CMD_DATA_WAITDMA</td>
<td>2000h</td>
<td></td>
<td>Waits until the data transfer has ended or until at least the amount of bytes defined by notify size are available. This wait function also takes the timeout parameter described above into account.</td>
</tr>
<tr>
<td>M2CMD_DATA_STOPDMA</td>
<td>4000h</td>
<td></td>
<td>Stops a running DMA transfer. Data is invalid afterwards.</td>
</tr>
</tbody>
</table>

The data transfer can generate one of the following status information:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_M2STATUS</td>
<td>110</td>
<td>read only</td>
<td>Reads out the current status information</td>
</tr>
<tr>
<td>M2STAT_DATA_BLOCKREADY</td>
<td>100h</td>
<td></td>
<td>The next data block as defined in the notify size is available. It is at least the amount of data available but it also can be more data.</td>
</tr>
<tr>
<td>M2STAT_DATA_END</td>
<td>200h</td>
<td></td>
<td>The data transfer has completed. This status information will only occur if the notify size is set to zero.</td>
</tr>
<tr>
<td>M2STAT_DATA_OVERRUN</td>
<td>400h</td>
<td></td>
<td>The data transfer had an overrun (acquisition) or underrun (replay) while doing FIFO transfer.</td>
</tr>
<tr>
<td>M2STAT_DATA_ERROR</td>
<td>800h</td>
<td></td>
<td>An internal error occurred while doing data transfer.</td>
</tr>
</tbody>
</table>

**Example of data transfer**

```c
void* pvData = pvAllocMemPageAligned (1024);
// transfer data from PC memory to card memory (on replay cards) ...
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_PCTOCARD, 0, pvData, 0, 1024);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
// ... or transfer data from card memory to PC memory (acquisition cards)
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 0, pvData, 0, 1024);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
// explicitly stop DMA transfer prior to invalidating buffer
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STOPDMA);
spcm_dwInvalidateBuf (hDrv, SPCM_BUF_DATA);
vFreeMemPageAligned (pvData, 1024);
```

To keep the example simple it does no error checking. Please be sure to check for errors if using these command in real world programs!

Users should take care to explicitly send the M2CMD DATA_STOPDMA command prior to invalidating the buffer, to avoid crashes due to race conditions when using higher-latency data transportation layers, such as to remote Ethernet devices.
Standard Single acquisition mode

The standard single mode is the easiest and mostly used mode to acquire analog data with a Spectrum acquisition card. In standard single recording mode the card is working totally independent from the PC, after the card setup is done. The advantage of the Spectrum boards is that regardless to the system usage the card will sample with equidistant time intervals. The sampled and converted data is stored in the on-board memory and is held there for being read out after the acquisition. This mode allows sampling at very high conversion rates without the need to transfer the data into the memory of the host system at high speed. After the recording is done, the data can be read out by the user and is transferred via the bus into PC memory.

This standard recording mode is the most common mode for all analog and digital acquisition and oscilloscope boards. The data is written to a programmed amount of the on-board memory (memsize). That part of memory is used as a ring buffer, and recording is done continuously until a trigger event is detected. After the trigger event, a certain programmable amount of data is recorded (post trigger) and then the recording finishes. Due to the continuous ring buffer recording, there are also samples prior to the trigger event in the memory (pretrigger).

When the card is started the pre trigger area is filled up with data first. While doing this the board’s trigger detection is not armed. If you use a huge pre trigger size and a slow sample rate it can take some time after starting the board before a trigger event will be detected.

Card mode

The card mode has to be set to the correct mode SPC_REC_STD_SINGLE.

Memory, Pre- and Posttrigger

At first you have to define, how many samples are to be recorded at all and how many of them should be acquired after the trigger event has been detected.

Example

The following example shows a simple standard single mode data acquisition setup with the read out of data afterwards. To keep this example simple there is no error checking implemented.

```
int32 lMemsize = 16384; // recording length is set to 16 kSamples
spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNEL0); // only one channel activated
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_SINGLE); // set the standard single recording mode
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, lMemsize); // recording length
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 8192); // samples to acquire after trigger = 8k
// now we start the acquisition and wait for the interrupt that signalizes the end
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_CARD_WAITREADY);
void* pvData = pvAllocMemPageAligned (2 * lMemsize); // assuming 2 bytes per sample
// read out the data
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 0, pvData, 0, 2 * lMemsize);
```
**FIFO Single acquisition mode**

The FIFO single mode does a continuous data acquisition using the on-board memory as a FIFO buffer and transferring data continuously to PC memory. One can make on-line calculations with the acquired data, store the data continuously to disk for later use or even have a data logger functionality with on-line data display.

**Card mode**

The card mode has to be set to the correct mode SPC_REC_FIFO_SINGLE.

### Length and Pretrigger

Even in FIFO mode it is possible to program a pretrigger area. In general FIFO mode can run forever until it is stopped by an explicit user command or one can program the total length of the transfer by two counters Loop and Segment size.

### Difference to standard single acquisition mode

The standard modes and the FIFO modes differ not very much from the programming side. In fact one can even use the FIFO mode to get the same behavior like the standard mode. The buffer handling that is shown in the next chapter is the same for both modes.

### Pretrigger

When doing standard single acquisition memory is used as a circular buffer and the pre trigger can be up to the [installed memory] - [minimum post trigger]. Compared to this the pre trigger in FIFO mode is limited by a special pre trigger FIFO and hence considerably shorter.

### Length of acquisition

In standard mode the acquisition length is defined before the start and is limited to the installed on-board memory whilst in FIFO mode the acquisition length can either be defined or it can run continuously until user stops it.

### Example FIFO acquisition

The following example shows a simple FIFO single mode data acquisition setup with the read out of data afterwards. To keep this example simple there is no error checking implemented.

```c
spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNEL0);                      // only one channel activated
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_FIFO_SINGLE);           // set the FIFO single recording mode
spcm_dwSetParam_i64 (hDrv, SPC_PRETRIGGER, 1024);                        // 1 kSample of data before trigger

// in FIFO mode we need to define the buffer before starting the transfer
void* pvData = pvAllocMemPageAligned ((llBufsizeInSamples * 2);           // 2 bytes per sample
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 4096,   // in FIFO mode we need to define the buffer before starting the transfer
    pvData, 0, 2 * llBufsizeInSamples);

// now we start the acquisition and wait for the first block
dwError = spcm_dwSetParam_i32 (hDrv, SPCC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER);
dwError = spcm_dwGetParam_i64 (hDrv, SPC_M2CMD, SPC_M2CMD_DATA_WAITDMA | M2CMD_DATA_WAITDMA);

// we acquire data in a loop. As we defined a notify size of 4k we'll get the data in >=4k chunks
llTotalBytes = 0;
while (!dwError)
{
   spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_LEN, &llAvailBytes); // read out the available bytes
   llTotalBytes += llAvailBytes;

   // here is the right position to do something with the data (printf is limited to 32 bit variables)
   printf ("Currently Available: %lld, total: %lld\n", llAvailBytes, llTotalBytes);

   // now we free the number of bytes and wait for the next buffer
   dwError = spcm_dwSetParam_i64 (hDrv, SPC_M2CMD, SPC_M2CMD_DATA_WAITDMA);
}
```

---

**Register**

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_CARDMODE</td>
<td>9500</td>
<td>read/write</td>
<td>Defines the used operating mode, a read command will return the currently used mode.</td>
</tr>
<tr>
<td>SPC_REC_FIFO_SINGLE</td>
<td>10h</td>
<td>read/write</td>
<td>Continuous data acquisition to PC memory. Complete on-board memory is used as FIFO buffer.</td>
</tr>
</tbody>
</table>

---

**Register**

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_PRETRIGGER</td>
<td>10030</td>
<td>read/write</td>
<td>Programs the number of samples to be acquired before the trigger event detection</td>
</tr>
<tr>
<td>SPC_SEGMENTSIZE</td>
<td>10010</td>
<td>read/write</td>
<td>Length of segments to acquire.</td>
</tr>
<tr>
<td>SPC_LOOPS</td>
<td>10020</td>
<td>read/write</td>
<td>Number of segments to acquire in total. If set to zero the FIFO mode will run continuously until it is stopped by the user.</td>
</tr>
</tbody>
</table>
**Limits of pre trigger, post trigger, memory size**

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory.

<table>
<thead>
<tr>
<th>Activated Channels</th>
<th>Used Mode</th>
<th>Memory size</th>
<th>Pre trigger</th>
<th>Post trigger</th>
<th>Segment size</th>
<th>Loops</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>SPC_MEMSIZE</td>
<td>SPC_PRETRIGGER</td>
<td>SPC_POSTTRIGGER</td>
<td>SPC_SEGMENTSIZE</td>
<td>SPC_LOOPS</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Min</td>
<td>Max</td>
<td>Step</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td>8 Ch</td>
<td>Standard Single</td>
<td>64</td>
<td>Mem</td>
<td>32</td>
<td>32</td>
<td>Mem - 32</td>
</tr>
<tr>
<td></td>
<td>Standard Multi/ABA</td>
<td>64</td>
<td>Mem</td>
<td>32</td>
<td>32</td>
<td>4k</td>
</tr>
<tr>
<td></td>
<td>Standard Gate</td>
<td>64</td>
<td>Mem</td>
<td>32</td>
<td>32</td>
<td>8k</td>
</tr>
<tr>
<td>16 Ch</td>
<td>FIFO Single</td>
<td>not used</td>
<td>32</td>
<td>4k</td>
<td>32</td>
<td>not used</td>
</tr>
<tr>
<td></td>
<td>FIFO Multi</td>
<td>not used</td>
<td>32</td>
<td>4k</td>
<td>32</td>
<td>8G - 32</td>
</tr>
<tr>
<td></td>
<td>FIFO Gate</td>
<td>not used</td>
<td>32</td>
<td>4k</td>
<td>32</td>
<td>8G - 32</td>
</tr>
<tr>
<td>32 Ch</td>
<td>FIFO Single</td>
<td>not used</td>
<td>32</td>
<td>4k</td>
<td>32</td>
<td>not used</td>
</tr>
<tr>
<td></td>
<td>FIFO Multi</td>
<td>not used</td>
<td>32</td>
<td>4k</td>
<td>32</td>
<td>8G - 32</td>
</tr>
<tr>
<td></td>
<td>FIFO Gate</td>
<td>not used</td>
<td>32</td>
<td>4k</td>
<td>32</td>
<td>8G - 32</td>
</tr>
</tbody>
</table>

All figures listed here are given in samples. An entry of [8G - 32] means [8 GSamples - 32] = 8,589,934,560 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

<table>
<thead>
<tr>
<th>Installed Memory</th>
<th>4 GSample</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mem</td>
<td>4 GSample</td>
</tr>
<tr>
<td>Mem / 2</td>
<td>2 GSample</td>
</tr>
<tr>
<td>Mem / 4</td>
<td>1 GSample</td>
</tr>
<tr>
<td>Mem / 8</td>
<td>512 MSample</td>
</tr>
</tbody>
</table>

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values is programmed depends on the used mode. Please read the detailed documentation of the mode.
Buffer handling

To handle the huge amount of data that can possibly be acquired with the M4i/M4x/M2p series cards, there is a very reliable two step buffer strategy set up. The on-board memory of the card can be completely used as a real FIFO buffer. In addition a part of the PC memory can be used as an additional software buffer. Transfer between hardware FIFO and software buffer is performed interrupt driven and automatically by the driver to get best performance. The following drawing will give you an overview of the structure of the data transfer handling:

Although an M4i is shown here, this applies to M4x and M2p cards as well. A data buffer handshake is implemented in the driver which allows to run the card in different data transfer modes. The software transfer buffer is handled as one large buffer which is on the one side controlled by the driver and filled automatically by busmaster DMA fram/to the hardware FIFO buffer and on the other hand it is handled by the user who set’s parts of this software buffer available for the driver for further transfer. The handshake is fulfilled with the following 3 software registers:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_DATA_AVAIL_USER_LEN</td>
<td>200</td>
<td>read</td>
<td>Returns the number of currently to the user available bytes inside a sample data transfer.</td>
</tr>
<tr>
<td>SPC_DATA_AVAIL_USER_POS</td>
<td>201</td>
<td>read</td>
<td>Returns the position as byte index where the currently available data samples start.</td>
</tr>
<tr>
<td>SPC_DATA_AVAIL_CARD_LEN</td>
<td>202</td>
<td>write</td>
<td>Writes the number of bytes that the card can now use for sample data transfer again.</td>
</tr>
</tbody>
</table>

Internally the card handles two counters, a user counter and a card counter. Depending on the transfer direction the software registers have slightly different meanings:

<table>
<thead>
<tr>
<th>Transfer direction</th>
<th>Register</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Write to card</td>
<td>SPC_DATA_AVAIL_USER_LEN</td>
<td>read</td>
<td>This register contains the currently available number of bytes that are free to write new data to the card. The user can now fill this amount of bytes with new data to be transferred.</td>
</tr>
<tr>
<td></td>
<td>SPC_DATA_AVAIL_CARD_LEN</td>
<td>write</td>
<td>After filling an amount of the buffer with new data to transfer to card, the user tells the driver with this register that the amount of data is now ready to transfer.</td>
</tr>
<tr>
<td>Read from card</td>
<td>SPC_DATA_AVAIL_USER_LEN</td>
<td>read</td>
<td>This register contains the currently available number of bytes that are filled with newly transferred data. The user can now use this data for own purposes, copy it, write it to disk or start calculations with this data.</td>
</tr>
<tr>
<td></td>
<td>SPC_DATA_AVAIL_CARD_LEN</td>
<td>write</td>
<td>After finishing the job with the new available data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.</td>
</tr>
<tr>
<td>Any direction</td>
<td>SPC_DATA_AVAIL_USER_POS</td>
<td>read</td>
<td>The register holds the current byte index position where the available bytes start. The register is just intended to help you and to avoid own position calculation.</td>
</tr>
<tr>
<td>Any direction</td>
<td>SPC_FILLSIZEPROMILLE</td>
<td>read</td>
<td>The register holds the current fill size of the on-board memory (FIFO buffer) in promille (1/1000) of the full on-board memory. Please note that the hardware reports the fill size only in 1/16 parts of the full memory. The reported fill size is therefore only shown in 1000/16 = 63 promille steps.</td>
</tr>
</tbody>
</table>

Directly after start of transfer the SPC_DATA_AVAIL_USER_LEN is every time zero as no data is available for the user and the SPC_DATA_AVAIL_CARD_LEN is every time identical to the length of the defined buffer as the complete buffer is available for the card for transfer.

The counter that is holding the user buffer available bytes (SPC_DATA_AVAIL_USER_LEN) is related to the notify size at the DefTransfer call. Even when less bytes already have been transferred you won’t get notice of it in case the notify size is programmed to a higher value.

Remarks

- The transfer between hardware FIFO buffer and application buffer is done with scatter-gather DMA using a busmaster DMA controller located on the card. Even if the PC is busy with other jobs data is still transferred until the application data buffer is completely used.
- Even if application data buffer is completely used there’s still the hardware FIFO buffer that can hold data until the complete on-board memory is used. Therefore a larger on-board memory will make the transfer more reliable against any PC dead times.
- As you see in the above picture data is directly transferred between application data buffer and on-board memory. Therefore it is absolutely critical to delete the application data buffer without stopping any DMA transfers that are running actually. It is also absolutely critic-
To define the application data buffer with an unmatched length as DMA can than try to access memory outside the application data area.

- As shown in the drawing above the DMA control will announce new data to the application by sending an event. Waiting for an event is done internally inside the driver if the application calls one of the wait functions. Waiting for an event does not consume any CPU time and is therefore highly desirable if other threads do a lot of calculation work. However it is not necessary to use the wait functions and one can simply request the current status whenever the program has time to do so. When using this polling mode the announced available bytes still stick to the defined notify size!
- If the on-board FIFO buffer has an overrun (card to PC) or an underrun (PC to card) data transfer is stopped. However in case of transfer from card to PC there is still a lot of data in the on-board memory. Therefore the data transfer will continue until all data has been transferred although the status information already shows an overrun.
- For very small notify sizes, getting best bus transfer performance could be improved by using a „continuous buffer“. This mode is explained in the appendix in greater detail.

The Notify size sticks to the page size which is defined by the PC hardware and the operating system. Therefore the notify size must be a multiple of 4 kByte. For data transfer it may also be a fraction of 4k in the range of 16, 32, 64, 128, 256, 512, 1k or 2k. No other values are allowed. For ABA and timestamp the notify size can be 2k as a minimum. If you need to work with ABA or timestamp data in smaller chunks please use the polling mode as described later.

The following graphs will show the current buffer positions in different states of the transfer. The drawings have been made for the transfer from card to PC. However all the block handling is similar for the opposite direction, just the empty and the filled parts of the buffer are inverted.

**Step 1: Buffer definition**
Directly after buffer definition the complete buffer is empty (card to PC) or completely filled (PC to card). In our example we have a notify size which is 1/4 of complete buffer memory to keep the example simple. In real world use it is recommended to set the notify size to a smaller stepsize.

**Step 2: Start and first data available**
In between we have started the transfer and have waited for the first data to be available for the user. When there is at least one block of notify size in the memory we get an interrupt and can proceed with the data. Any data that already was transferred is announced. The USER_POS is still zero as we are right at the beginning of the complete transfer.

**Step 3: set the first data available for card**
Now the data can be processed. If transfer is going from card to PC that may be storing to hard disk or calculation of any figures. If transfer is going from PC to card that means we have to fill the available buffer again with data. After the amount of data that has been processed by the user application we set it available for the card and for the next step.

**Step 4: next data available**
After reaching the next border of the notify size we get the next part of the data buffer to be available. In our example at the time when reading the USER_LEN even some more data is already available. The user position will now be at the position of the previous set CARD_LEN.

**Step 5: set data available again**
Again after processing the data we set it free for the card use. In our example we now make something else and don’t react to the interrupt for a longer time. In the background the buffer is filled with more data.

**Step 6: roll over the end of buffer**
Now nearly the complete buffer is filled. Please keep in mind that our current user position is still at the end of the data part that we processed and marked in step 4 and step 5. Therefore the data to process now is split in two parts. Part 1 is at the end of the buffer while part 2 is starting with address 0.

**Step 7: set the rest of the buffer available**
Feel free to process the complete data or just the part 1 until the end of the buffer as we do in this example. If you decide to process complete buffer please keep in mind the roll over at the end of the buffer.

This buffer handling can now continue endlessly as long as we manage to set the data available for the card fast enough. The USER_POS and USER_LEN for step 8 would now look exactly as the buffer shown in step 2.
Buffer handling example for transfer from card to PC (Data acquisition)

```c
int8* pcData = (int8*) pvAllocMemPageAligned (llBufferSizeInBytes);

// we now define the transfer buffer with the minimum notify size of one page = 4 kByte
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 4096, (void*) pcData, 0, llBufferSizeInBytes);

// we start the DMA transfer
dwError = spcm_dwSetParam_i32 (hDrv, SPCM_M2CMD, M2CMD_DATA_STARTDMA);

// we start the DMA transfer
dwError = spcm_dwSetParam_i32 (hDrv, SPCM_M2CMD, M2CMD_DATA_WAITDMA);

// we wait for the next data to be available. After this call we get at least 4k of data to proceed
if (!dwError)
{
    dwError = spcm_dwSetParam_i32 (hDrv, SPCM_M2CMD, M2CMD_DATA_WAITDMA);

    if (llAvailBytes > llBufferSizeInBytes)
    {
        llAvailBytes = llBufferSizeInBytes;
    }

    printf ("We now have %lld new bytes available\n", llAvailBytes);

    do
    {
        if (!dwError)
        {
            // we take care not to go across the end of the buffer, handling the wrap-around
            if ((llBytePos + llAvailBytes) >= llBufferSizeInBytes)
            {
                llAvailBytes = llBufferSizeInBytes - llBytePos;
            }

            // the buffer section is now immediately set available for the card
            spcm_dwSetParam_i64 (hDrv, SPCM_DATA_AVAIL_CARD_LEN, llAvailBytes);

            // our do function gets a pointer to the start of the available data section and the length
            vDoSomething (&pcData[llBytesPos], llAvailBytes);
        }
    }
    while (!dwError);
}
```

Please keep in mind that you are using a continuous buffer writing/reading that will start again at the zero position if the buffer length is reached. However the DATA_AVAIL_USER_LEN register will give you the complete amount of available bytes even if one part of the free area is at the end of the buffer and the second half at the beginning of the buffer.

---

Buffer handling example for transfer from PC to card (Data generation)

```c
int8* pcData = (int8*) pvAllocMemPageAligned (llBufferSizeInBytes);

// before starting transfer we first need to fill complete buffer memory with meaningful data
vDoGenerateData (pcData[], llBufferSizeInBytes);

// we now define the transfer buffer with the minimum notify size of one page = 4 kByte
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_PCTOCARD, 4096, (void*) pcData, 0, llBufferSizeInBytes);

// we start the DMA transfer
dwError = spcm_dwSetParam_i32 (hDrv, SPCM_M2CMD, M2CMD_DATA_STARTDMA);

// we start the DMA transfer
dwError = spcm_dwSetParam_i32 (hDrv, SPCM_M2CMD, M2CMD_DATA_WAITDMA);

// and transfer some data to the hardware buffer before the start of the card
spcm_dwSetParam_i32 (hDrv, SPCM_DATA_AVAIL_CARD_LEN, llBufferSizeInBytes);

// and transfer some data to the hardware buffer before the start of the card
spcm_dwSetParam_i32 (hDrv, SPCM_DATA_AVAIL_CARD_LEN, llBufferSizeInBytes);

do
{
    if (!dwError)
    {
        // if there was no error we can proceed and read out the current amount of available data
        spcm_dwGetParam_i64 (hDrv, SPCM_DATA_AVAIL_USER_LEN, &llAvailBytes);

        // if there was no error we can proceed and read out the current amount of available data
        spcm_dwGetParam_i64 (hDrv, SPCM_DATA_AVAIL_USER_POS, &llBytePos);

        printf ("The available data starts at position %lld\n", llBytesPos);

        // we take care not to go across the end of the buffer, handling the wrap-around
        if ((llBytePos + llAvailBytes) >= llBufferSizeInBytes)
        {
            llAvailBytes = llBufferSizeInBytes - llBytePos;
        }

        // the buffer section is now immediately set available for the card
        spcm_dwSetParam_i64 (hDrv, SPCM_DATA_AVAIL_CARD_LEN, llAvailBytes);

        // our do function gets a pointer to the start of the available data section and the length
        vDoSomething (pcData[llBytesPos], llAvailBytes);

        // now we mark the number of bytes that we just generated for replay
        // and wait for the next free buffer
        spcm_dwSetParam_i64 (hDrv, SPCM_DATA_AVAIL_CARD_LEN, llAvailBytes);

        dwError = spcm_dwSetParam_i32 (hDrv, SPCM_M2CMD, M2CMD_DATA_WAITDMA);
    }
}
while (!dwError);
```

Please keep in mind that you are using a continuous buffer writing/reading that will start again at the zero position if the buffer length is reached. However the DATA_AVAIL_USER_LEN register will give you the complete amount of available bytes even if one part of the free area is at the end of the buffer and the second half at the beginning of the buffer.
Data organisation

Data is organized in little-endian format in the transfer buffer, so that when having 16 channels or 32 channels active, the bytes will be ordered as mentioned below:

<table>
<thead>
<tr>
<th>Sample width</th>
<th>Samples ordering in buffer memory starting with data offset zero</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 bit</td>
<td>A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19</td>
</tr>
<tr>
<td>16 bit</td>
<td>A0 B0 A1 B1 A2 B2 A3 B3 A4 B4 A5 B5 A6 B6 A7 B7 A8 B8 A9 B9</td>
</tr>
<tr>
<td>32 bit</td>
<td>A0 B0 C0 D0 A1 B1 C1 D1 A2 B2 C2 D2 A3 B3 C3 D3 A4 B4 C4 D4</td>
</tr>
</tbody>
</table>

The samples are re-named for better readability:

- A0: bits (D7..D0) of sample 0
- B0: bits (D15..D8) of sample 0
- C2: bits (D23..D16) of sample 2
- D4: bits (D31..D24) of sample 4
Clock generation

Overview

The digital Spectrum M4i PCI Express (PCIe) and M4x PXI Express (PXIe) cards offer a wide variety of different clock modes to match all the customers’ needs.

Special focus has been given on achieving proper data capture when using external state clock, incorporating a programmable clock delay.

All of the clock modes are described in detail with programming examples in this chapter.

The figure is showing an overview of the complete engine used for clock generation on the digital M4i or M4x cards.

The purpose of this chapter is to give you a guide to the best matching clock settings for your specific application and needs.

Clock Mode Register

The selection of the different clock modes has to be done by the SPC_CLOCKMODE register. All available modes, can be read out by the help of the SPC_AVAILCLOCKMODES register.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_AVAILCLOCKMODES</td>
<td>20201</td>
<td>read</td>
<td>Bitmask, in which all bits of the below mentioned clock modes are set, if available.</td>
</tr>
<tr>
<td>SPC_CLOCKMODE</td>
<td>20200</td>
<td>read/write</td>
<td>Defines the used clock mode or reads out the actual selected one.</td>
</tr>
<tr>
<td>SPC_CM_INTPLL</td>
<td>1</td>
<td>read</td>
<td>Enables internal programmable high precision Quartz 1 for sample clock generation</td>
</tr>
<tr>
<td>SPC_CM_QUARTZ2</td>
<td>4</td>
<td>read</td>
<td>Enables optional Quartz 2 as reference for sample clock generation</td>
</tr>
<tr>
<td>SPC_CM_EXTREFCLOCK</td>
<td>32</td>
<td>read</td>
<td>Enables internal PLL with external reference for sample clock generation</td>
</tr>
<tr>
<td>SPC_CM_PXIREFCLOCK</td>
<td>64</td>
<td>read</td>
<td>M4x cards only: Enables internal PLL with PXIe backplane clock as reference for sample clock generation</td>
</tr>
<tr>
<td>SPC_CM_EXTERNAL0</td>
<td>8</td>
<td>read</td>
<td>Use external Ext0 clock DC-coupled input (either differential or single-ended, depending on card type) for direct clocking (state clock), that can contain gaps.</td>
</tr>
<tr>
<td>SPC_CM_EXTERNAL1</td>
<td>1024</td>
<td>read</td>
<td>Use external Ext1 clock AC-coupled differential input for direct clocking (state clock).</td>
</tr>
</tbody>
</table>

The different clock modes and all other related or required register settings are described on the following pages.

The different clock modes

Standard internal sample rate (programmable reference quartz 1)

This is the easiest and most common way to generate a sample rate with no need for additional external clock signals. The sample rate has a very fine resolution, low jitter and a high accuracy. The Quartz 1 is a high quality software programmable clock device acting as a reference to the internal PLL. The specification is found in the technical data section of this manual.

Quartz2 with PLL (option, M4i cards only)

This optional second Quartz 2 is for special customer needs, either for a special direct sampling clock or as a very precise reference for the PLL. Please feel free to contact Spectrum for your special needs. The Quartz 2 clock footprint can be equipped with a wide variety of clock sources that are available on the market.

External Reference Clock (Ext0)

Any clock can be fed in that matches the specification of the board. The external clock signal can be used to synchronize the board on a system clock or to feed in an exact matching sample rate. The external clock is divided/multiplied using a PLL allowing a wide range of external clock modes.

Direct external DC coupled clock (Ext0, state clock)

Any clock can be fed in that matches the specification of the board. The external clock signal can be used to synchronize the board on a system clock or to feed in an data clock (state clock) to synchronously sample data.

Direct external AC coupled clock (Ext1, state clock)

Any clock can be fed in that matches the specification of the board. The external clock signal can be used to synchronize the board on a system clock or to feed in an data clock (state clock) to synchronously sample data.

PXIe Reference Clock (M4x cards only)

The PXIe reference clock is a 100 MHz high-quality differential clock signal with an accuracy of ±100 ppm or better. This reference clock is located on the PXIe backplane and is routed to every PXIe slot with the same trace length on the mainboard’s PCB. PXIe cards from Spectrum
are able to use the PXIe reference clock for sampling clock generation. One big advantage of using the reference clock is the fact that all cards that are synchronized to the reference clock are running with the same clock frequency.

**Synchronization Clock (option Star-Hub, M4i cards only)**

The star-hub option allows the synchronization of up to 8 cards of the M4i series from Spectrum with a minimal phase delay between the different cards. The clock is distributed from the master card to all connected cards. As a source it is possible to either use the programmable Quarz 1 clock or the external Ext0 reference clock input of the master card. For details on the synchronization option please take a look at the dedicated chapter later in this manual.

**Details on the different clock modes**

**Standard internal sampling clock (PLL)**

The internal sampling clock is generated in default mode by a programmable high precision quartz. You need to select the clock mode by the dedicated register shown in the table below:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_CLOCKMODE</td>
<td>20200</td>
<td>read/write</td>
<td>Defines the used clock mode</td>
</tr>
<tr>
<td>SPC_CM_INTPLL</td>
<td>1</td>
<td></td>
<td>Enables internal programmable high precision Quarz 1 for sample clock generation</td>
</tr>
</tbody>
</table>

The user does not have to care about how the desired sampling rate is generated by multiplying and dividing internally. You simply write the desired sample rate to the according register shown in the table below and the driver makes all the necessary calculations. If you want to make sure the sample rate has been set correctly you can also read out the register and the driver will give you back the sampling rate that is matching your desired one best.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_SAMPLERATE</td>
<td>20000</td>
<td>write</td>
<td>Defines the sample rate in Hz for internal sample rate generation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Read out the internal sample rate that is nearest matching to the desired one</td>
</tr>
</tbody>
</table>

Independent of the used clock source it is possible to enable the clock output. The clock will be available on the external clock output connector and can be used to synchronize external equipment with the board.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_CLOCKOUT</td>
<td>20110</td>
<td>read/write</td>
<td>Writing a „1“ enables clock output on external clock output connector. Writing a „0“ disables the clock output (tristate)</td>
</tr>
<tr>
<td>SPC_CLOCKOUTFREQUENCY</td>
<td>20111</td>
<td>read</td>
<td>Allows to read out the frequency of an internally synthesized clock present at the clock output</td>
</tr>
</tbody>
</table>

Example on writing and reading internal sampling rate

```c
spcm_dwSetParam_i32 (hDrv, SPC_CLOCKMODE, SPC_CM_INTPLL); // Enables internal programmable quartz 1
spcm_dwSetParam_i64 (hDrv, SPC_SAMPLERATE, 62500000); // Set internal sampling rate to 62.5 MHz
spcm_dwSetParam_i32 (hDrv, SPC_CLOCKOUT, 1); // enable the clock output of the card
spcm_dwGetParam_i64 (hDrv, SPC_SAMPLERATE, &lSamplerate); // Read back the programmed sample rate and print
printf ("Sample rate = %d\n", lSamplerate); // it. Output should be "Sample rate = 62500000"
```

**Minimum internal sampling rate**

The minimum and the maximum internal sampling rates depend on the specific type of board. Both values can be found in the technical data section of this manual.

**Oversampling**

All fast instruments have a minimum clock frequency that is limited by either the manufacturer limit of the used A/D converter or by limiting factors of the clock design. You find this minimum sampling rate specified in the technical data section as minimum native ADC converter clock.

When using one of the above mentioned internal clock modes the driver allows you to program sampling clocks that lie far beneath this minimum sampling clock. To run the instrument properly we use a special oversampling mode where the A/D converter-clock section is within its specification and only the digital part of the card is running with the slower clock. This is completely defined inside the driver and cannot be modified by the user. The following register allows to read out the oversampling factor for further calculation

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_OVERSAMPLINGFACTOR</td>
<td>200123</td>
<td>read only</td>
<td>Returns the oversampling factor for further calculations. If oversampling isn’t active a 1 is returned</td>
</tr>
</tbody>
</table>

When using clock output the sampling clock at the output connector is the real instrument sampling clock and not the programmed slower sampling rate. To calculate the output clock, please just multiply the programmed sampling clock with the oversampling factor read with the above mentioned register.
**External clock (reference clock)**

The external clock input is fed through a PLL to the clock system. Therefore the input will act as a reference clock input thus allowing to either use a copy of the external clock or to generate any sampling clock within the allowed range from the reference clock. Please note the limited setup granularity in comparison to the internal sampling clock generation. Details are found in the technical data section.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_CLOCKMODE</td>
<td>20200</td>
<td>read/write</td>
<td>Defines the used clock mode</td>
</tr>
<tr>
<td>SPC_CM_EXTREFCLOCK</td>
<td>32</td>
<td></td>
<td>Enables internal PLL with external reference for sample clock generation</td>
</tr>
</tbody>
</table>

Due to the fact that the driver needs to know the external fed in frequency for an exact calculation of the sampling rate you must set the SPC_REFERENCECLOCK register accordingly as shown in the table below. The driver then automatically sets the PLL to achieve the desired sampling rate. Please be aware that the PLL has some internal limits and not all desired sampling rates may be reached with every reference clock.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_REFERENCECLOCK</td>
<td>20140</td>
<td>read/write</td>
<td>Programs the external reference clock in the range stated in the technical data section.</td>
</tr>
</tbody>
</table>

Example of reference clock:

```c
spcm_dwSetParam_i32 (hDrv, SPC_CLOCKMODE, SPC_CM_EXTREFCLOCK);   // Set to reference clock mode
spcm_dwSetParam_i32 (hDrv, SPC_REFERENCECLOCK, 10000000);        // Reference clock that is fed in is 10 MHz
spcm_dwSetParam_i64 (hDrv, SPC_SAMPLERATE, 65200000);           // We want to have 62.5 MHz as sampling rate
```

**PLL Locking Error**

The external clock signal is routed to a PLL to generate any sampling clock from this external clock. Due to the internal structure of the card the PLL is even used if a copy of the clock fed in externally is used for sampling (SPC_REFERENCECLOCK = SPC_SAMPLERATE). The PLL needs a stable and defined external clock with no gaps and no variation in the frequency. The external clock must be present when issuing the start command. It is not possible to start the card with external clock activated and no external clock available.

When starting the card all settings are written to hardware and the PLL is programmed to generate the desired sampling clock. If there has been any change to the clock setting the PLL then tries to lock on the external clock signal to generate the sampling clock. This locking will normally need 10 to 20 ms until the sampling clock is stable. Some clock settings may also need 200 ms to lock the PLL. This waiting time is automatically added at card start.

However if the PLL can not lock on the external clock either because there is no clock available or it hasn’t sufficient signal levels or the clock is not stable the driver will return with an error code ERR_CLOCKNOTLOCKED. In that case it is necessary to check the external clock connection. Please see the example below:

```c
// settings done to external clock like shown above.
if (spcm_dwSetParam_i32 (hDrv, SPC_CLOCKMODE, SPC_CM_EXTREFCLOCK) & M2CMD_CARD_ENABLETRIGGER) == ERR_CLOCKNOTLOCKED)
{
    printf ("External clock not locked. Please check connection\n");
    return -1;
}
```

**PXI Reference Clock (M4x cards only)**

The 100 MHz PXIe system reference clock can be used as a reference clock for internal sample rate generation on all M4x PXIe cards from Spectrum. With the above mentioned software command the PXIe reference clock is routed to the internal PLL. Afterwards you only have to program the sample rate register to the desired sampling rate. The remaining internal calculations will be automatically done by the driver.

Example of PXI reference clock:

```c
spcm_dwSetParam_i32 (hDrv, SPC_CLOCKMODE, SPC_CM_PXIREFCLOCK);   // Set to PXI reference clock mode
spcm_dwSetParam_i64 (hDrv, SPC_SAMPLERATE, 65200000);           // We want to have 62.5 MHz as sampling rate
```

**PLL Locking Error**

The PXI reference signal is routed to a PLL to generate any sampling clock from this external clock. The PLL needs a stable and defined external clock with no gaps and no variation in the frequency. Some backplanes might allow to turn off the reference clock. The PXI clock must be present when issuing the start command. It is not possible to start the card with external clock activated and no external clock available.
When starting the card all settings are written to hardware and the PLL is programmed to generate the desired sampling clock. If there has been any change to the clock setting the PLL then tries to lock on the external clock signal to generate the sampling clock. This locking will normally need 10 to 20 ms until the sampling clock is stable. Some clock settings may also need 200 ms to lock the PLL. This waiting time is automatically added at card start.

However if the PLL can not lock on the PXI clock because there is no clock available (if however disabled on the backplane), the driver will return with an error code ERR_CLOCKNOTLOCKED. In that case it is necessary to check the external clock connection. Please see the example below:

```c
// settings done to PXI clock like shown above.
if (spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER) == ERR_CLOCKNOTLOCKED) {  
  printf (“External clock not locked. Please check connection\n”);  
  return -1;  
}
```

### Direct external clock (state clock)

An external clock can be fed in on one of the external clock connectors of the board. This can be any clock, that matches the specification of the card. The external clock signal can be used to synchronize the board on a system clock or to feed in an data clock (state clock) to synchronously sample data.

The maximum values for the external clock is board dependant and stated in the technical data section.

**When using direct external clock in as a state-clock for synchronously sampling data, synchronization via Star-Hub is not possible. For using external clock with Star-Hub reference clock must be used instead.**

### Clock Delay (for state clock)

The state clock that is used to clock in the data to the capture flip flops can be delayed in very fine steps to ease synchronous data capture. The clock delay can be defined using the following register:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_CLOCKMODE</td>
<td>20200</td>
<td>read/write</td>
<td>Defines the used clock mode</td>
</tr>
<tr>
<td>SPC_CM_EXTERNAL0</td>
<td>8</td>
<td></td>
<td>Use external Ext0 clock DC-coupled input (either differential or single-ended, depending on card type) for direct clocking (state clock), that can contain gaps.</td>
</tr>
<tr>
<td>SPC_CM_EXTERNAL1</td>
<td>1024</td>
<td></td>
<td>Use external Ext1 clock AC-coupled differential input for direct clocking (state clock).</td>
</tr>
</tbody>
</table>

Example of clock delay:

```c
spcm_dwSetParam_i32 (hDrv, SPC_CLOCKMODE, SPC_CM_EXTERNAL0); // Set to external clock mode (state clock)
spcm_dwSetParam_i64 (hDrv, SPC_CLOCK_DELAY, 600); // additionally delay clock by 600 ps
```

### Clock Edge Selection

The clock that is used to clock in the data to the capture flip flops can be chosen to capture the data only on the rising edge, the falling edge or both edges:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_AVAILABLECLOCKEDGES</td>
<td>20224</td>
<td>read</td>
<td>bitmask, in which all bits of the below mentioned clock edges are set, if available.</td>
</tr>
<tr>
<td>SPC_CLOCK_EDGE</td>
<td>20225</td>
<td>read/write</td>
<td>Defines the used clock edge or reads out the actual selected one.</td>
</tr>
<tr>
<td>SPCM_RISING_EDGE</td>
<td>1</td>
<td></td>
<td>Sample data on rising edge of external clock.</td>
</tr>
<tr>
<td>SPCM_FALLING_EDGE</td>
<td>2</td>
<td></td>
<td>Sample data on falling edge of external clock.</td>
</tr>
<tr>
<td>SPCM_BOTH_EDGES</td>
<td>4</td>
<td></td>
<td>Sample data on both edges (rising and falling) of external clock signal. (DDR = Double Data Rate) clocking.</td>
</tr>
</tbody>
</table>
Example of clock edge selection:

```
spcm_dwSetParam_i32 (hDrv, SPC_CM_EXTERNAL1, SPC_CM_EXTERNAL0); // Set to external clock mode (state clock)
spcm_dwSetParam_i32 (hDrv, SPC_CLOCK_EDGE,   SPCM_FALLING_EDGE); // capture data on falling edge
```

### Setting up Ext0 clock threshold and termination (single-ended models only)

#### Programmable threshold
For the single-ended Ext0 clock input the threshold can be defined, to accommodate for different logic level standards:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
<th>Offset range</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_CLOCK_THRESHOLD</td>
<td>42410</td>
<td>read/write</td>
<td>Defines the input threshold level for Ext0 clock input</td>
<td>0 .. 4000 mV in steps of 10 mV</td>
</tr>
</tbody>
</table>

#### Programmable input termination
For the single-ended Ext0 clock input the termination can also be defined:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_CLOCK75OHM</td>
<td>20120</td>
<td>read/write</td>
<td>A „1“ sets the 75 ( \Omega ) termination. A „0“ sets the termination to 4.7 ( \Omega ).</td>
</tr>
</tbody>
</table>

As an example define threshold for LVTTL compatibility and enable 75 Ohm termination:

```
spcm_dwSetParam_i64 (hDrv, SPC_CLOCK_THRESHOLD, 1500); // set Ext0 clock threshold to 1500 mV
spcm_dwSetParam_i64 (hDrv, SPC_CLOCK75OHM,         1); // set to 75 Ohm
```
Trigger modes and appendant registers

General Description

The trigger modes of the Spectrum M4i/M4x series digital input cards are very extensive and give you the possibility to detect nearly any trigger event you can think of.

You can choose between external trigger modes and internal trigger modes including software and pattern trigger. This chapter is about to explain all of the different trigger modes and setting up the card’s registers for the desired mode.

Trigger Engine Overview

The trigger engine of the M4i/M4x digital input card series allows to combine several different trigger sources with OR and AND combination, with a trigger delay or even with an OR combination across several cards when using the Star-Hub option. The above drawing gives a complete overview of the trigger engine and shows all possible features that are available.

The type of the „Input Stage“ is depending upon the card’s input type, either differential or single-ended. This trigger chapter does make a difference here for simplicity and treats all inputs, be it the external trigger, the data lines or the multi-purpose inputs identically as „general logic inputs“. For details on the different input features, please see the dedicated chapter in this manual. All card types have a total of 33 different additional trigger sources: 32 data lines as well as one external trigger input. Additionally there are two multi purpose inputs and three multi-purpose outputs that can be software programmed to either asynchronous inputs or to output some extended status signals.

The Enable trigger allows the user to enable or disable all trigger sources (including channel/pattern trigger and external trigger) with a single software command. The enable trigger command will not work on force trigger.

When the card is waiting for a trigger event, either a channel trigger or an external trigger the force trigger command allows to force a trigger event with a single software command. The force trigger overrides the enable trigger command.

Before the trigger event is finally generated, it is wired through a programmable trigger delay. This trigger delay will also work when used in a synchronized system thus allowing each card to individually delay its trigger recognition.
**Trigger masks**

**Trigger OR mask**

The purpose of this passage is to explain the trigger OR mask (see left figure) and all the appendant software registers in detail.

The OR mask shown in the overview before as one object, is separated into two parts: a general OR mask for external trigger, the various PXI triggers (available on M4x PXIe cards only) and software trigger and a channel OR mask.

Every trigger source of the M4i/M4x series cards is wired to one of the above mentioned OR masks. The user then can program which trigger source will be recognized, and which one won’t.

This selection for the general mask is realized with the SPC_TRIG_ORMASK register in combination with constants for every possible trigger source.

This selection for the channel mask (pattern trigger) is realized with the SPC_TRIG_CH_ORMASK0 register in combination with constants for every possible channel trigger source.

In either case the sources are coded as a bitfield, so that they can be combined by one access to the driver with the help of a bitwise OR.

The table below shows the relating register for the general OR mask and the possible constants that can be written to it.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_AVAILORMASK</td>
<td>40400</td>
<td>read</td>
<td>Bitmask, in which all bits of the below mentioned sources for the OR mask are set, if available.</td>
</tr>
<tr>
<td>SPC_TRIG_ORMASK</td>
<td>40410</td>
<td>read/write</td>
<td>Defines the events included within the trigger OR mask of the card.</td>
</tr>
<tr>
<td>SPC_TMASK_NONE</td>
<td>0h</td>
<td></td>
<td>No trigger source selected</td>
</tr>
<tr>
<td>SPC_TMASK_SOFTWARE</td>
<td>1h</td>
<td></td>
<td>Enables the software trigger for the OR mask. The card will trigger immediately after start.</td>
</tr>
<tr>
<td>SPC_TMASK_EXT0</td>
<td>2h</td>
<td></td>
<td>Enables the external (analog window) trigger 0 for the OR mask. The card will trigger when the programmed condition for this input is valid.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI0</td>
<td>1000000h</td>
<td></td>
<td>Enables the PXI_TRIG0 for the OR mask. The card will trigger when the programmed condition for this input is valid.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI1</td>
<td>2000000h</td>
<td></td>
<td>Enables the PXI_TRIG1 for the OR mask. The card will trigger when the programmed condition for this input is valid.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI2</td>
<td>4000000h</td>
<td></td>
<td>Enables the PXI_TRIG2 for the OR mask. The card will trigger when the programmed condition for this input is valid.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI3</td>
<td>8000000h</td>
<td></td>
<td>Enables the PXI_TRIG3 for the OR mask. The card will trigger when the programmed condition for this input is valid.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI4</td>
<td>10000000h</td>
<td></td>
<td>Enables the PXI_TRIG4 for the OR mask. The card will trigger when the programmed condition for this input is valid.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI5</td>
<td>20000000h</td>
<td></td>
<td>Enables the PXI_TRIG5 for the OR mask. The card will trigger when the programmed condition for this input is valid.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI6</td>
<td>40000000h</td>
<td></td>
<td>Enables the PXI_TRIG6 for the OR mask. The card will trigger when the programmed condition for this input is valid.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI7</td>
<td>80000000h</td>
<td></td>
<td>Enables the PXI_TRIG7 for the OR mask. The card will trigger when the programmed condition for this input is valid.</td>
</tr>
<tr>
<td>SPC_TMASK_PXISTAR</td>
<td>100000000h</td>
<td></td>
<td>Enables the PXI_STAR line for the OR mask. The card will trigger when the programmed condition for this input is valid.</td>
</tr>
<tr>
<td>SPC_TMASK_PXIDSTARB</td>
<td>200000000h</td>
<td></td>
<td>Enables the PXI_DSTARB for the OR mask. The card will trigger when the programmed condition for this input is valid.</td>
</tr>
</tbody>
</table>

Please note that as default the SPC_TRIG_ORMASK is set to SPC_TMASK_SOFTWARE. When not using any trigger mode requiring values in the SPC_TRIG_ORMASK register, this mask should explicitly cleared, as otherwise the software trigger will override other modes.

The following example shows, how to setup the OR mask for the external trigger input. As an example an edge detection has been chosen for Ext0 input. The explanation and a detailed description of the different trigger modes for the external trigger input will be shown in the dedicated passage within this chapter.

```c
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_MODE, SPC_TM_POS);// Setting up external trigger for rising edges

// Enable external trigger within the OR mask
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXT0);
```
The table below is showing the registers for the channel OR mask (for pattern matching) and the possible constants that can be written to it.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_CH_AVAILORMASK0</td>
<td>40450</td>
<td>read</td>
<td>Bitmask, in which all bits of the below mentioned sources/channels (0…31) for the channel OR mask are set, if available.</td>
</tr>
<tr>
<td>SPC_TRIG_CH_ORMASK0</td>
<td>40460</td>
<td>read/write</td>
<td>Includes the digital data channels (0…31) within the channel trigger OR mask of the card.</td>
</tr>
<tr>
<td>SPC_TMASK0_CH0</td>
<td>00000001h</td>
<td></td>
<td>Enables channel0 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_TMASK0_CH1</td>
<td>00000002h</td>
<td></td>
<td>Enables channel1 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_TMASK0_CH2</td>
<td>00000004h</td>
<td></td>
<td>Enables channel2 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_TMASK0_CH3</td>
<td>00000008h</td>
<td></td>
<td>Enables channel3 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>SPC_TMASK0_CH28</td>
<td>10000000h</td>
<td></td>
<td>Enables channel28 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_TMASK0_CH29</td>
<td>20000000h</td>
<td></td>
<td>Enables channel29 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_TMASK0_CH30</td>
<td>40000000h</td>
<td></td>
<td>Enables channel30 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_TMASK0_CH31</td>
<td>80000000h</td>
<td></td>
<td>Enables channel31 for recognition within the channel OR mask.</td>
</tr>
</tbody>
</table>

Every trigger source of the M4i/M4x series cards except the software trigger is wired to one of the above mentioned AND masks. The user then can program which trigger source will be recognized, and which one won't.

This selection for the general mask is realized with the SPC_TRIG_ANDMASK register in combination with constants for every possible trigger source.

This selection for the channel mask (for pattern matching) is realized with the SPC_TRIG_CH_ANDMASK0 register in combination with constants for every possible channel trigger source.

In either case the sources are coded as a bitfield, so that they can be combined by one access to the driver with the help of a bitwise OR.
The table below shows the relating register for the general AND mask and the possible constants that can be written to it.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_AVAILANDMASK</td>
<td>40420</td>
<td>read</td>
<td>Bitmask, in which all bits of the below mentioned sources for the AND mask are set, if available.</td>
</tr>
<tr>
<td>SPC_TRIG_ANDMASK</td>
<td>40430</td>
<td>read/write</td>
<td>Defines the events included within the trigger AND mask of the card.</td>
</tr>
<tr>
<td>SPC_IMASK_NONE</td>
<td>0</td>
<td></td>
<td>No trigger source selected</td>
</tr>
<tr>
<td>SPC_IMASK_EXT0</td>
<td>2h</td>
<td></td>
<td>Enables the external (analog window) trigger 0 for the AND mask. The card will trigger when the programmed condition for this input is valid.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI0</td>
<td>00000001h</td>
<td></td>
<td>Enables channel0 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI1</td>
<td>00000002h</td>
<td></td>
<td>Enables channel1 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI2</td>
<td>00000004h</td>
<td></td>
<td>Enables channel2 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI3</td>
<td>00000008h</td>
<td></td>
<td>Enables channel3 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI4</td>
<td>00000010h</td>
<td></td>
<td>Enables channel4 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI5</td>
<td>00000020h</td>
<td></td>
<td>Enables channel5 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI6</td>
<td>00000040h</td>
<td></td>
<td>Enables channel6 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI7</td>
<td>00000080h</td>
<td></td>
<td>Enables channel7 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI8</td>
<td>00000100h</td>
<td></td>
<td>Enables channel8 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI9</td>
<td>00000200h</td>
<td></td>
<td>Enables channel9 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI10</td>
<td>00000400h</td>
<td></td>
<td>Enables channel10 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI11</td>
<td>00000800h</td>
<td></td>
<td>Enables channel11 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI12</td>
<td>00001000h</td>
<td></td>
<td>Enables channel12 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI13</td>
<td>00002000h</td>
<td></td>
<td>Enables channel13 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI14</td>
<td>00004000h</td>
<td></td>
<td>Enables channel14 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI15</td>
<td>00008000h</td>
<td></td>
<td>Enables channel15 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI16</td>
<td>00010000h</td>
<td></td>
<td>Enables channel16 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI17</td>
<td>00020000h</td>
<td></td>
<td>Enables channel17 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI18</td>
<td>00040000h</td>
<td></td>
<td>Enables channel18 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI19</td>
<td>00080000h</td>
<td></td>
<td>Enables channel19 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI20</td>
<td>00100000h</td>
<td></td>
<td>Enables channel20 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI21</td>
<td>00200000h</td>
<td></td>
<td>Enables channel21 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI22</td>
<td>00400000h</td>
<td></td>
<td>Enables channel22 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI23</td>
<td>00800000h</td>
<td></td>
<td>Enables channel23 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI24</td>
<td>01000000h</td>
<td></td>
<td>Enables channel24 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI25</td>
<td>02000000h</td>
<td></td>
<td>Enables channel25 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI26</td>
<td>04000000h</td>
<td></td>
<td>Enables channel26 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI27</td>
<td>08000000h</td>
<td></td>
<td>Enables channel27 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI28</td>
<td>10000000h</td>
<td></td>
<td>Enables channel28 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI29</td>
<td>20000000h</td>
<td></td>
<td>Enables channel29 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI30</td>
<td>40000000h</td>
<td></td>
<td>Enables channel30 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK_PXI31</td>
<td>80000000h</td>
<td></td>
<td>Enables channel31 for recognition within the channel OR mask.</td>
</tr>
</tbody>
</table>

The following example shows, how to setup the AND mask for an external trigger. As an example a simple high level detection has been chosen. When multiple external triggers shall be combined by AND, both of the external sources must be included in the AND mask register, similar to the OR mask example shown before. The explanation and a detailed description of the different trigger modes for the external trigger inputs will be shown in the dedicated passage within this chapter.

```c
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_NONE);    // disable default software trigger
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ANDMASK, SPC_TMASK_EXT0); // Enable external trigger within the AND mask
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_MODE, SPC_TM_HIGH);  // Setting up external trigger for HIGH level
```

The table below is showing the constants for the channel AND mask (for pattern matching) and all the constants for the different channels.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_CH_AVAILANDASK0</td>
<td>40470</td>
<td>read</td>
<td>Bitmask, in which all bits of the below mentioned sources/channels [0...31] for the channel AND mask are set, if available.</td>
</tr>
<tr>
<td>SPC_TRIG_CH_ANDMASK0</td>
<td>40480</td>
<td>read/write</td>
<td>Includes the digital data channels [0...31] within the channel trigger AND mask of the card.</td>
</tr>
<tr>
<td>SPC_IMASK0.CH0</td>
<td>00000001h</td>
<td></td>
<td>Enables channel0 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK0.CH1</td>
<td>00000002h</td>
<td></td>
<td>Enables channel1 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK0.CH2</td>
<td>00000004h</td>
<td></td>
<td>Enables channel2 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK0.CH3</td>
<td>00000008h</td>
<td></td>
<td>Enables channel3 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK0.CH28</td>
<td>10000000h</td>
<td></td>
<td>Enables channel28 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK0.CH29</td>
<td>20000000h</td>
<td></td>
<td>Enables channel29 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK0.CH30</td>
<td>40000000h</td>
<td></td>
<td>Enables channel30 for recognition within the channel OR mask.</td>
</tr>
<tr>
<td>SPC_IMASK0.CH31</td>
<td>80000000h</td>
<td></td>
<td>Enables channel31 for recognition within the channel OR mask.</td>
</tr>
</tbody>
</table>

The following example shows, how to setup the AND mask for a pattern matching trigger. The explanation and a detailed description of the different trigger modes for the channel trigger modes will be shown in the dedicated passage within this chapter.

```c
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_NONE);    // disable default software trigger

// Include channels (3..0) into AND mask: All of the programmed conditions (aka Pattern) must be met
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH_ANDMASK0, SPC_TMASK_CH0); // Enable channel0 trigger within AND mask
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH_ANDMASK0, SPC_TMASK_CH1); // Enable channel1 trigger within AND mask
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH_ANDMASK0, SPC_TMASK_CH2); // Enable channel2 trigger within AND mask
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH_ANDMASK0, SPC_TMASK_CH3); // Enable channel3 trigger within AND mask

// Define Pattern to find a "1010" = A (hexadecimal) on lowest nibble
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH0_MODE, SPC_TM_LOW );     // Setting up ch0 trigger for LOW levels
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH1_MODE, SPC_TM_HIGH);     // Setting up ch1 trigger for HIGH levels
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH2_MODE, SPC_TM_LOW );     // Setting up ch2 trigger for LOW levels
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH3_MODE, SPC_TM_HIGH);     // Setting up ch3 trigger for HIGH levels
```
Software trigger

The software trigger is the easiest way of triggering any Spectrum board. The acquisition or replay of data will start immediately after the card is started and the trigger engine is armed. The resulting delay upon start includes the time the board needs for its setup and the time for recording the pre-trigger area (for acquisition cards).

For enabling the software trigger one simply has to include the software event within the trigger OR mask, as the following table is showing:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_ORMASK</td>
<td>40410</td>
<td>read/write</td>
<td>Defines the events included within the trigger OR mask of the card.</td>
</tr>
<tr>
<td>SPC_MASKSOFTWARE</td>
<td>1h</td>
<td></td>
<td>Sets the trigger mode to software, so that the recording/replay starts immediately.</td>
</tr>
</tbody>
</table>

Example for setting up the software trigger:

```
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TRASHMASK_SOFTWARE); // Internal software trigger mode is used
```

Force- and Enable trigger

In addition to the software trigger (free run) it is also possible to force a trigger event by software while the board is waiting for a real physical trigger event. The forcetrigger command will only have any effect, when the board is waiting for a trigger event. The command for forcing a trigger event is shown in the table below.

Issuing the forcetrigger command will every time only generate one trigger event. If for example using Multiple Recording that will result in only one segment being acquired by forcetrigger. After execution of the forcetrigger command the trigger engine will fall back to the trigger mode that was originally programmed and will again wait for a trigger event.

The example shows, how to use the forcetrigger command:

```
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_FORCETRIGGER); // Force trigger is used.
```

It is also possible to enable (arm) or disable (disarm) the card’s whole trigger engine by software. By default the trigger engine is disabled.

The example shows, how to arm and disarm the card’s trigger engine properly:

```
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_ENABLETRIGGER); // Trigger engine is armed.
...  
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_DISABLETRIGGER); // Trigger engine is disarmed.
```
**Trigger delay**

All of the Spectrum M4i/M4x series cards allow the user to program an additional trigger delay. As shown in the trigger overview section, this delay is the last element in the trigger chain. Therefore the user does not have to care for the sources when programming the trigger delay.

As shown in the overview the trigger delay is located after the starhub connection meaning that every M4i card being synchronized can still have its own trigger delay programmed. The Star-Hub will combine the original trigger events before the result is being delayed.

The delay is programmed in samples. The resulting time delay will therefore be \( \frac{\text{Programmed Delay}}{\text{Sampling Rate}} \).

The following table shows the related register and the possible values. A value of 0 disables the trigger delay.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_AVAILDELAY</td>
<td>40800</td>
<td>read</td>
<td>Contains the maximum available delay as a decimal integer value.</td>
</tr>
<tr>
<td>SPC_TRIG_DELAY</td>
<td>40810</td>
<td>read/write</td>
<td>Defines the delay for the detected trigger events.</td>
</tr>
<tr>
<td>0</td>
<td></td>
<td></td>
<td>No additional delay will be added. The resulting internal delay is mentioned in the technical data section.</td>
</tr>
<tr>
<td>32…[8G-32] in steps of 32</td>
<td></td>
<td></td>
<td>Defines the additional trigger delay in number of sample clocks. The trigger delay can be programmed up to ((8G\text{Samples} - 32) = 8589934560). Stepsize is 32 samples.</td>
</tr>
</tbody>
</table>

The example shows, how to use the trigger delay command:

```c
spcm_dwSetParam_i64 (hDrv, SPC_TRIG_DELAY, 1984); // A detected trigger event will be delayed for 1984 sample clocks.
```

Using the delay trigger does not affect the ratio between pre trigger and post trigger recorded number of samples, but only shifts the trigger event itself. For changing these values, please take a look in the relating chapter about „Acquisition Modes“.

**External trigger**

The M4i/M4x card 77xx series has one external trigger input, that can be combined with the channel trigger (pattern trigger) modes explained later in this manual.

The external trigger can be easily combined with channel trigger (pattern trigger).

The programming of the masks is shown in the chapters above.
**External Trigger Mode**

Please find the external trigger input modes below. A detailed description of the modes follows in the next chapters.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_EXT0 AvailModes</td>
<td>40500</td>
<td>read</td>
<td>Bitmask showing all available trigger modes for external 0 (Ext0).</td>
</tr>
<tr>
<td>SPC_TRIG_EXT0 Mode</td>
<td>40510</td>
<td>read/write</td>
<td>Defines the external trigger mode for the external trigger input. The trigger need to be added to either OR or AND mask input to be activated.</td>
</tr>
</tbody>
</table>

- **SPC_TM_NONE**: 00000000h - Channel is not used for trigger detection. This is as with the trigger masks another possibility for disabling channels.
- **SPC_TM_POS**: 00000001h - Trigger detection for positive edges
- **SPC_TM_NEG**: 00000002h - Trigger detection for negative edges
- **SPC_TM_BOTH**: 00000004h - Trigger detection for positive and negative edges
- **SPC_TM_HIGH**: 00000008h - Trigger detection for HIGH levels
- **SPC_TM_LOW**: 00000010h - Trigger detection for LOW levels

For all external edge and level trigger modes, the OR mask must contain the corresponding input, as the following table shows:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_ORMASK</td>
<td>40410</td>
<td>read/write</td>
<td>Defines the OR mask for the different trigger sources.</td>
</tr>
<tr>
<td>SPC_TRIG_EXT0</td>
<td>2h</td>
<td></td>
<td>Enable external trigger input for the OR mask</td>
</tr>
</tbody>
</table>

**Setting up the trigger Ext0 threshold and termination (single-ended models only)**

**Programmable threshold**

For the single-ended Ext0 trigger input the threshold can be defined, to accommodate for different logic level standards:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_THRESHOLD</td>
<td>42411</td>
<td>read/write</td>
<td>Defines the input threshold level for Ext0 trigger input. 0 .. 4000 mV in steps of 10 mV</td>
</tr>
</tbody>
</table>

**Programmable input termination**

For the single-ended Ext0 trigger input the termination can also be defined:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIGGER75OHM0</td>
<td>40110</td>
<td>read/write</td>
<td>A „1“ sets the 75 Ω termination. A „0“ sets the termination to 4.7 kΩ.</td>
</tr>
</tbody>
</table>

As an example define threshold for LV TTL compatibility and enable 4.7 kOhm termination:

```c
spcm_dwSetParam_i64 (hDrv, SPC_TRIG_THRESHOLD, 1500); // set Ext0 trigger threshold to 1500 mV
spcm_dwSetParam_i64 (hDrv, SPC_TRIGGER75OHM0, 0); // set to 4.7 kOhm
```

**Channel (pattern) trigger**

The M4i/M4x card 77xx series can use all 32 data channels as a trigger source that additionally also can be combined with the external trigger explained earlier in this manual.

The channel or pattern trigger can use the same trigger modes as the external trigger input, separately selectable for every single data input.

The programming of the masks is shown in the chapters above.

**Channel Trigger Mode**

Please find the channel trigger input modes below. A detailed description of the modes follows in the next chapters.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_CH AvailModes</td>
<td>40600</td>
<td>read</td>
<td>Bitmask, in which all bits of the below mentioned modes for the channel trigger are set.</td>
</tr>
<tr>
<td>SPC_TRIG_CH0 Mode</td>
<td>40610</td>
<td>read/write</td>
<td>Sets the trigger mode for channel 0, which also must be enabled in the channel OR or AND mask.</td>
</tr>
<tr>
<td>SPC_TRIG_CH1 Mode</td>
<td>40611</td>
<td>read/write</td>
<td>Sets the trigger mode for channel 1, which also must be enabled in the channel OR or AND mask.</td>
</tr>
</tbody>
</table>
Channel (pattern) trigger

Trigger modes and appendant registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_Chn2_MODE</td>
<td>40612</td>
<td>read/write</td>
<td>Sets the trigger mode for channel 2, which also must be enabled in the channel OR or AND mask.</td>
</tr>
<tr>
<td>SPC_TRIG_Chn3_MODE</td>
<td>40613</td>
<td>read/write</td>
<td>Sets the trigger mode for channel 3, which also must be enabled in the channel OR or AND mask.</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>SPC_TRIG_Chn28_MODE</td>
<td>40638</td>
<td>read/write</td>
<td>Sets the trigger mode for channel 28, which also must be enabled in the channel OR or AND mask.</td>
</tr>
<tr>
<td>SPC_TRIG_Chn29_MODE</td>
<td>40639</td>
<td>read/write</td>
<td>Sets the trigger mode for channel 29, which also must be enabled in the channel OR or AND mask.</td>
</tr>
<tr>
<td>SPC_TRIG_Chn30_MODE</td>
<td>40640</td>
<td>read/write</td>
<td>Sets the trigger mode for channel 30, which also must be enabled in the channel OR or AND mask.</td>
</tr>
<tr>
<td>SPC_TRIG_Chn31_MODE</td>
<td>40641</td>
<td>read/write</td>
<td>Sets the trigger mode for channel 31, which also must be enabled in the channel OR or AND mask.</td>
</tr>
</tbody>
</table>

**SPC_TM_NONE** 00000000h Channel is not used for trigger detection. This is as with the trigger masks another possibility for disabling channels.

**SPC_TM_POS** 00000001h Trigger detection for positive edges

**SPC_TM_NEG** 00000002h Trigger detection for negative edges

**SPC_TM_BOTH** 00000004h Trigger detection for positive and negative edges

**SPC_TM_HIGH** 00000008h Trigger detection for HIGH levels

**SPC_TM_LOW** 00000010h Trigger detection for LOW levels

Example on how to set up the board for detecting a positive edge on the external trigger input:

```c
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_MODE, SPC_TM_POS); // Set up ext. trigger to detect positive edges
```

Example on how to set up the board for detecting a positive edge on data channel0 input:

```c
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH0_MODE, SPC_TM_POS); // Set up channel0 to detect positive edges
```
**HIGH level trigger**

This trigger mode detects the HIGH level of a trigger source. This can be used for level detection (pattern matching) or to generate an internal gate signal that can be very good used together with a second trigger mode to gate the trigger.

If using this mode as a single trigger source the card will detect a trigger event at the time when entering the HIGH level (acting like positive edge trigger) or if the trigger signal is already at high level at the start it will immediately detect a trigger event.

The trigger input is continuously sampled with the selected sample rate. The trigger event will be detected if the trigger input is at external HIGH level.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_EXT0_MODE</td>
<td>40510</td>
<td>read/write</td>
<td>Sets the trigger mode for external trigger input.</td>
</tr>
<tr>
<td>SPC_TRIG_CH0_MODE</td>
<td>40610</td>
<td>read/write</td>
<td>Sets the trigger mode for channel 0.</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>SPC_TRIG_CH31_MODE</td>
<td>40641</td>
<td>read/write</td>
<td>Sets the trigger mode for channel 31.</td>
</tr>
<tr>
<td>SPC_TM_HIGH</td>
<td>8h</td>
<td>...</td>
<td>Sets the trigger mode to detect HIGH levels.</td>
</tr>
</tbody>
</table>

**Negative edge trigger**

This mode is for detecting the falling edges of a trigger source. The board will trigger on the first rising edge that is detected after starting the board. The next trigger event will then be detected, if the current recording has finished and the board is armed and waiting for a trigger again.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_EXT0_MODE</td>
<td>40510</td>
<td>read/write</td>
<td>Sets the trigger mode for external trigger input.</td>
</tr>
<tr>
<td>SPC_TRIG_CH0_MODE</td>
<td>40610</td>
<td>read/write</td>
<td>Sets the trigger mode for channel 0.</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>SPC_TRIG_CH31_MODE</td>
<td>40641</td>
<td>read/write</td>
<td>Sets the trigger mode for channel 31.</td>
</tr>
<tr>
<td>SPC_TM_NEG</td>
<td>2h</td>
<td>...</td>
<td>Sets the trigger mode to detect negative edges.</td>
</tr>
</tbody>
</table>

**LOW level trigger**

This trigger mode detects the logic LOW level of a trigger source. This can be used for level detection (pattern matching) or to generate an internal gate signal that can be very good used together with a second trigger mode to gate the trigger.

If using this mode as a single trigger source the card will detect a trigger event at the time when entering the LOW level (acting like negative edge trigger) or if the trigger signal is already at LOW level at the start it will immediately detect a trigger event.

The trigger input is continuously sampled with the selected sample rate. The trigger event will be detected if the trigger input is at logic LOW level.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_EXT0_MODE</td>
<td>40510</td>
<td>read/write</td>
<td>Sets the trigger mode for external trigger input.</td>
</tr>
<tr>
<td>SPC_TRIG_CH0_MODE</td>
<td>40610</td>
<td>read/write</td>
<td>Sets the trigger mode for channel 0.</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>SPC_TRIG_CH31_MODE</td>
<td>40641</td>
<td>read/write</td>
<td>Sets the trigger mode for channel 31.</td>
</tr>
<tr>
<td>SPC_TM_LOW</td>
<td>10h</td>
<td>...</td>
<td>Sets the trigger mode to detect LOW levels.</td>
</tr>
</tbody>
</table>
**Positive and negative edge trigger (both edges)**

This mode is for detecting the rising and falling edges of a trigger source. The board will trigger on the first rising or falling edge that is detected after starting the board. The next trigger event will then be detected, if the actual recording has finished and the board is armed and waiting for a trigger again.

This mode for detecting both edges cannot be included in the AND masks, because it would be either always constantly valid (or always constantly false) and hence useless in either way being included within an AND condition.

**Examples for pattern matching**

**Simple pattern matching**

This is the most common trigger mode for digital signals used by logic analyzers.

You can define a pattern for a programmable number of bits and if this pattern occurs a trigger event will be detected.

The pattern trigger mode can be seen as the logical AND combination of several bits, that are set either to detect LOW or HIGH levels. Therefore the bits that should be used for pattern trigger detection must be enabled within the corresponding AND mask. In addition the trigger mode for each digital channel must be either set to detect a LOW or a HIGH level.

The following table shows the necessary registers:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_EXT0_MODE</td>
<td>40510</td>
<td>read/write</td>
<td>Sets the trigger mode for external trigger input.</td>
</tr>
<tr>
<td>SPC_TRIG_CHANNEL0_MODE</td>
<td>40610</td>
<td>read/write</td>
<td>Sets the trigger mode for channel 0.</td>
</tr>
<tr>
<td>SPC_TRIG_CHANNEL31_MODE</td>
<td>40631</td>
<td>read/write</td>
<td>Sets the trigger mode for channel 31.</td>
</tr>
<tr>
<td>SPC_TM_BOTH</td>
<td>4h</td>
<td></td>
<td>Sets the trigger mode to detect positive and negative edges.</td>
</tr>
</tbody>
</table>

**Pattern and edge trigger**

This trigger mode is similar to the simple pattern trigger mode, but with the addition of an edge detection.

You can define a pattern for a programmable number of bits and if this pattern occurs and then the programmed edge occurs on the one programmed bit, a trigger event is detected.

If the pattern is wrong, no trigger event will be detected. Even if the pattern is right, but the edge is occurring either on the wrong bit with the right edge or on the right bit with the wrong edge no trigger event will be detected.
The pattern and edge trigger mode can be seen as the logical AND combination of several bits for the pattern, that are set either to detect LOW or HIGH levels. Therefore the bits that should be used for the pattern matching must be enabled within the corresponding AND mask. In addition the trigger mode for each digital channel must be either set to detect a LOW or a HIGH level.

The bits for the edge detection are enabled via the OR mask. Also the edge has to be programmed by setting the channel trigger mode of the dedicated bit to a proper edge detection mode.

The following table shows the necessary registers:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>set to</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_CH_ANDMASK0</td>
<td>40480</td>
<td>read/write</td>
<td>Bitfield that includes the digital channels (31…0) within the channel trigger AND mask of the card. Set channels to be included set to 1 others 0.</td>
<td>Users choice</td>
</tr>
<tr>
<td>SPC_TRIG_CH_ORMASK0</td>
<td>40460</td>
<td>read/write</td>
<td>Bitfield that includes the digital channels (31…0) within the channel trigger OR mask of the card. Set channel to be included to 1 others 0.</td>
<td>Users choice</td>
</tr>
<tr>
<td>SPC_TRIG_CH0_MODE</td>
<td>40610</td>
<td>read/write</td>
<td>Set channels for pattern detection to SPC_TM_LOW, SPC_TM_HIGH according to desired pattern and channels for edge detection to SPC_TM_POS, SPC_TM_NEG, SPC_TM_BOTH according to the desired edge.</td>
<td>Users choice</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
<td></td>
<td>...</td>
</tr>
<tr>
<td>SPC_TRIG_CH31_MODE</td>
<td>40641</td>
<td>read/write</td>
<td></td>
<td>Users choice</td>
</tr>
</tbody>
</table>

The setup used in the software programming example is corresponding with the pattern shown in the figure.

```c
for (i = 0; i < 3; i++)
    spcm_dwSetParem_i32 (hDrv, SPC_TRIG_CH0_MODE+i, SPC_TM_LOW); // defines zero pattern for channels D2..D0
    spcm_dwSetParem_i32 (hDrv, SPC_TRIG_CH3_MODE, SPC_TM_POS);       // sets D3 to detect a rising edge
    spcm_dwSetParem_i32 (hDrv, SPC_TRIG_ANDMASK, 0x00000000); // disable all other sources like ext or sw
    spcm_dwSetParem_i32 (hDrv, SPC_TRIG_ORMASK, 0x00000000); // ....
    spcm_dwSetParem_i32 (hDrv, SPC_TRIG_CH_ANDMASK0, 0x00000007); // Include lower 3 channels in AND mask
    spcm_dwSetParem_i32 (hDrv, SPC_TRIG_CH_ORMASK0, 0x00000008); // Include channel 3 in the OR mask
```
Multi Purpose I/O Lines

On-board I/O lines (X0, X1, X2)

The M4i/M4x 77xx series has three multi purpose output lines as well as two multi purpose input lines, that can be used for a wide variety of functions to help the interconnection with external equipment. The functionality of these multi purpose I/O lines can be software programmed and each of these lines can either be used for input or output.

The multi purpose I/O lines may be used as status outputs such as trigger output or internal arm/run as well as for asynchronous I/O to control external equipment as well as additional digital input lines that are sampled synchronously with the analog data.

The multi purpose I/O lines are available on the two connectors. As default these lines are switched off.

Please be careful when wiring up external sources to these lines to not confuse the dedicated inputs and outputs on the connector. Connecting external sources to the card’s outputs may damage components either on the external equipment or on the card itself.

Each multi purpose line can be individually programmed. Please check the available modes by reading the SPCM_X0_AVAILMODES, SPCM_X1_AVAILMODES and SPCM_X2_AVAILMODES register first. The available modes may differ from card to card and may be enhanced with new driver/firmware versions to come.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPCM_X0_AVAILMODES</td>
<td>47210</td>
<td>read</td>
<td>Bitmask with all bits of the below mentioned modes showing the available modes for (X0)</td>
</tr>
<tr>
<td>SPCM_X1_AVAILMODES</td>
<td>47211</td>
<td>read</td>
<td>Bitmask with all bits of the below mentioned modes showing the available modes for (X1)</td>
</tr>
<tr>
<td>SPCM_X2_AVAILMODES</td>
<td>47212</td>
<td>read</td>
<td>Bitmask with all bits of the below mentioned modes showing the available modes for (X2)</td>
</tr>
<tr>
<td>SPCM_X0_MODE</td>
<td>47200</td>
<td>read/write</td>
<td>Defines the mode for (X0). Only one mode selection is possible to be set at a time</td>
</tr>
<tr>
<td>SPCM_X1_MODE</td>
<td>47201</td>
<td>read/write</td>
<td>Defines the mode for (X1). Only one mode selection is possible to be set at a time</td>
</tr>
<tr>
<td>SPCM_X2_MODE</td>
<td>47202</td>
<td>read/write</td>
<td>Defines the mode for (X2). Only one mode selection is possible to be set at a time</td>
</tr>
</tbody>
</table>

Please note that a change to the SPCM_X0_MODE, SPCM_X1_MODE or SPCM_X2_MODE will only be updated with the next call to either the M2CMD_CARD_START or M2CMD_CARD_WRITESETUP register. For further details please see the relating chapter on the M2CMD_CARD registers.

Using asynchronous I/O

To use asynchronous I/O on the multi purpose I/O lines it is first necessary to switch these lines to the desired asynchronous mode by programming the above explained mode registers. As a special feature asynchronous input can also be read if the mode is set to trigger input or digital input.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPCM_XX_ASYNCIO</td>
<td>47220</td>
<td>read/write</td>
<td>Connector X0 is linked to bit 0 of the register, connector X1 is linked to bit 1 while connector X2 is linked to bit 2 of this register. Data is written/read immediately without any relation to the currently used sampling rate or mode. If a line is programmed to output, reading this line asynchronously will return the current output level.</td>
</tr>
</tbody>
</table>
Example of asynchronous write and read. We write a high pulse on output X1 and wait for a high level answer on input X0:

```
spcm_dwSetParam_i32 (hDrv, SPCM_X0_MODE, SPCM_XMODE_ASYNCIN);   // X0 set to asynchronous input
spcm_dwSetParam_i32 (hDrv, SPCM_X1_MODE, SPCM_XMODE_ASYNCOUT);  // X1 set to asynchronous output
spcm_dwSetParam_i32 (hDrv, SPCM_X2_MODE, SPCM_XMODE_TRIGOUT);   // X2 set to trigger output
spcm_dwSetParam_i32 (hDrv, SPCM_XX_ASYNCIO, 1);                 // programming a high pulse on output
spcm_dwSetParam_i32 (hDrv, SPCM_XX_ASYNCIO, 2);
spcm_dwSetParam_i32 (hDrv, SPCM_XX_ASYNCIO, 0);
do {
    spcm_dwGetParam_i32 (hDrv, SPCM_XX_ASYNCIO, &lAsyncIn);     // read input in a loop
    while ((lAsyncIn & 1) == 0)                                   // until X0 is going to high level
```

Special behavior of trigger output
As the driver of the M4i/M4x series is the same as the driver for the M2i/M3i series and some old software may rely on register structure of the M2i/M3i card series there is a special compatible trigger output register that will work according to the M2i/M3i series style. It is not recommended to use this register unless you’re writing software for multiple card series:

The SPC_TRIG_OUTPUT register overrides the multi purpose I/O settings done by SPCM_X0_MODE, SPCM_X1_MODE and SPCM_X2_MODE and vice versa. Please do not use both methods in one program.

Setting up the X0, X1 threshold and termination (single-ended models only)

Programmable threshold
For the single-ended X0 and X1 lines a common threshold can be defined, to accommodate for different logic level standards:

```
spcm_dwSetParam_i64 (hDrv, SPC_X0X1_THRESHOLD, 1500); // set Ext0 clock threshold to 1500 mV
spcm_dwSetParam_i64 (hDrv, SPC_X0_TERM,          1); // set X0 to 75 Ohm
spcm_dwSetParam_i64 (hDrv, SPC_X1_TERM,          0); // set X0 to 4.7 kOhm
```
**PXI Trigger (M4x PXIe cards only)**

The M4x PXIe cards can use the various PXI trigger sources for trigger detection and/or trigger status and distribution.

This includes the eight lines from the PXI trigger bus [PXI_TRIG[7..0]], as well as the „older“ single-ended PXI Star-Trigger line [PXI_STAR] and the „newer“ differential PXI_DSTARC (dedicated output) and PXI_DSTARB (dedicated input) lines, that have been introduced with the PXI Express standard.

All these lines can be included within the programmable masks on the cards, either within the OR mask as well within the AND mask, to form rather complex trigger conditions required to properly synchronize multiple M4x.xxxx cards to a single trigger event.

The following passage shows, how to program these lines for either input or output and how to properly use them for trigger synchronization between multiple M4x.xxxx cards inside a PXI or PXIe chassis.

To set up PXI trigger conditions, the mode registers have to be set up properly, to define the direction of one or multiple PXI lines, as well as the trigger masks registers for including one or multiple PXI lines to generate a trigger event from.

**PXI Trigger Mode Registers**

Please find the list of the various modes the different PXI trigger lines can be used for below. The modes available for driving the PXI lines are very similar to those of the Multi Purpose I/O lines described earlier in this manual.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_PXITRIG0_AVAILMODES</td>
<td>47310</td>
<td>read</td>
<td>Bitmask showing all available PXI trigger modes usable with PXI_TRIG0 line.</td>
</tr>
<tr>
<td>SPC_PXITRIG1_AVAILMODES</td>
<td>47311</td>
<td>read</td>
<td>Bitmask showing all available PXI trigger modes usable with PXI_TRIG1 line.</td>
</tr>
<tr>
<td>SPC_PXITRIG2_AVAILMODES</td>
<td>47312</td>
<td>read</td>
<td>Bitmask showing all available PXI trigger modes usable with PXI_TRIG2 line.</td>
</tr>
<tr>
<td>SPC_PXITRIG3_AVAILMODES</td>
<td>47313</td>
<td>read</td>
<td>Bitmask showing all available PXI trigger modes usable with PXI_TRIG3 line.</td>
</tr>
<tr>
<td>SPC_PXITRIG4_AVAILMODES</td>
<td>47314</td>
<td>read</td>
<td>Bitmask showing all available PXI trigger modes usable with PXI_TRIG4 line.</td>
</tr>
<tr>
<td>SPC_PXITRIG5_AVAILMODES</td>
<td>47315</td>
<td>read</td>
<td>Bitmask showing all available PXI trigger modes usable with PXI_TRIG5 line.</td>
</tr>
<tr>
<td>SPC_PXITRIG6_AVAILMODES</td>
<td>47316</td>
<td>read</td>
<td>Bitmask showing all available PXI trigger modes usable with PXI_TRIG6 line.</td>
</tr>
<tr>
<td>SPC_PXITRIG7_AVAILMODES</td>
<td>47317</td>
<td>read</td>
<td>Bitmask showing all available PXI trigger modes usable with PXI_TRIG7 line.</td>
</tr>
<tr>
<td>SPC_PXISTAR_AVAILMODES</td>
<td>47318</td>
<td>read</td>
<td>Bitmask showing all available PXI trigger modes usable with PXI_STAR line.</td>
</tr>
<tr>
<td>SPC_PXIDSTARC_AVAILMODES</td>
<td>47310</td>
<td>read</td>
<td>Bitmask showing all available PXI trigger modes usable with PXI_DSTARC line, to send information to a Startrigger card, installed in the System Timing Slot. The corresponding returned signal (from the System Timing Slot to the card) will be available on the DSTARB line, which then has to be properly included into the trigger source masks, as described later.</td>
</tr>
<tr>
<td>SPC_PXITRIG0_MODE</td>
<td>47300</td>
<td>read/write</td>
<td>Defines the output mode for the PXI_TRIG0 line.</td>
</tr>
<tr>
<td>SPC_PXITRIG1_MODE</td>
<td>47301</td>
<td>read/write</td>
<td>Defines the output mode for the PXI_TRIG1 line.</td>
</tr>
<tr>
<td>SPC_PXITRIG2_MODE</td>
<td>47302</td>
<td>read/write</td>
<td>Defines the output mode for the PXI_TRIG2 line.</td>
</tr>
<tr>
<td>SPC_PXITRIG3_MODE</td>
<td>47303</td>
<td>read/write</td>
<td>Defines the output mode for the PXI_TRIG3 line.</td>
</tr>
<tr>
<td>SPC_PXITRIG4_MODE</td>
<td>47304</td>
<td>read/write</td>
<td>Defines the output mode for the PXI_TRIG4 line.</td>
</tr>
<tr>
<td>SPC_PXITRIG5_MODE</td>
<td>47305</td>
<td>read/write</td>
<td>Defines the output mode for the PXI_TRIG5 line.</td>
</tr>
<tr>
<td>SPC_PXITRIG6_MODE</td>
<td>47306</td>
<td>read/write</td>
<td>Defines the output mode for the PXI_TRIG6 line.</td>
</tr>
<tr>
<td>SPC_PXITRIG7_MODE</td>
<td>47307</td>
<td>read/write</td>
<td>Defines the output mode for the PXI_TRIG7 line.</td>
</tr>
<tr>
<td>SPC_PXISTAR_MODE</td>
<td>47308</td>
<td>read/write</td>
<td>Defines the output mode for the PXI_STAR line, to send information to a Startrigger card, installed in the System Timing Slot. The corresponding returned signal (from the System Timing Slot to the card) will be available on the DSTARB line, which then has to be properly included into the trigger source masks, as described later.</td>
</tr>
<tr>
<td>SPC_PXIDSTARC_MODE</td>
<td>47309</td>
<td>read/write</td>
<td>Defines the trigger mode for the PXI_DSTARC line, to send information to a Startrigger card, installed in the System Timing Slot. The corresponding returned signal (from the System Timing Slot to the card) will be available on the DSTARB line, which then has to be properly included into the trigger source masks, as described later.</td>
</tr>
<tr>
<td>SPCM_PXITRIGMODE_DISABLE</td>
<td>00000000h</td>
<td>The PXI line is neither used as input or output and is in high-impedance mode (tristate).</td>
<td></td>
</tr>
<tr>
<td>SPCM_PXITRIGMODE_IN</td>
<td>00000001h</td>
<td>The PXI line is used as an input and can now be included in the trigger masks, as described below.</td>
<td></td>
</tr>
<tr>
<td>SPCM_PXITRIGMODEASYNCOUT</td>
<td>00000002h</td>
<td>The PXI line is programmed for asynchronous output. Use SPC_PXITRIGASYNCIO to write data asynchronously.</td>
<td></td>
</tr>
<tr>
<td>SPCM_PXITRIGMODERUNSTATE</td>
<td>00000004h</td>
<td>The PXI line outputs the current run state of the card. If acquisition/output is running the signal is HIGH. If card has stopped the signal is LOW.</td>
<td></td>
</tr>
<tr>
<td>SPCM_PXITRIGMODEARMSTATE</td>
<td>00000008h</td>
<td>The PXI line outputs the current ARM state of the card. If the card is armed and ready to receive a trigger the signal is HIGH. If the card isn’t running or the card is either still acquiring pretrigger data or the trigger has already been detected the signal is LOW.</td>
<td></td>
</tr>
<tr>
<td>SPCM_PXITRIGMODETRIGOUT</td>
<td>00000010h</td>
<td>The PXI line outputs a detected trigger and hence shows the trigger detection. The trigger output goes HIGH as soon as the trigger is recognized. After end of acquisition it is LOW again. In Multiple Recording/Overlay Sampling/ABA mode it goes LOW after the acquisition of the current segment stops. In standard FIFO mode the trigger output is HIGH until FIFO mode is stopped.</td>
<td></td>
</tr>
<tr>
<td>SPCM_PXITRIGMODEFIFOOUT</td>
<td>00000020h</td>
<td>The PXI line reflects the internal generated 10-MHz reference clock signal generated from the PXI_CLK100 clock signal in conjunction with the PXI_SYNC100 signal. Can be used to provide other equipment with an additional clock signal via one of the trigger lines.</td>
<td></td>
</tr>
<tr>
<td>SPCM_PXITRIGMODECONTOUTMARK</td>
<td>00000040h</td>
<td>Generator Cards only: the PXI line outputs a HIGH pulse as continuous marker signal for continuous replay mode. The marker signal length is ½ of the programmed memory size.</td>
<td></td>
</tr>
</tbody>
</table>
Depending on the used PXI/PXIe backplane, the PXI trigger bus (PXI TRIG[7..0]) might be segmented and needs to be setup separately, to allow routing of trigger signals between different segments an even within one segment. Please consult your PXI chassis/backplane manual for details on the routing capabilities of these lines and the relating software interface.

Be aware not to enable outputs on the same PXI trigger line on multiple cards, or to enable a segmented backplane driver and a card’s output on the same line within the same segment. If two or more outputs are working against each other the result is unpredictable and may even harm the hardware parts.

**PXI Trigger Sources within the Trigger Masks**

To include PXI lines, whose mode has been set to „SPCM_PXITRGMODE_IN“, as shown above, the desired masks must contain the corresponding input, as the following table shows:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIG_ORMASK</td>
<td>40410</td>
<td>read/write</td>
<td>Defines the events included within the trigger OR mask of the card.</td>
</tr>
<tr>
<td>SPC_TRIG_ANDMASK</td>
<td>40430</td>
<td>read/write</td>
<td>Defines the events included within the trigger AND mask of the card.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI0</td>
<td>100000h</td>
<td></td>
<td>Enables the PXI TRIG0 for the mask. The card will trigger when the signal on this input is HIGH.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI1</td>
<td>200000h</td>
<td></td>
<td>Enables the PXI TRIG1 for the mask. The card will trigger when the signal on this input is HIGH.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI2</td>
<td>400000h</td>
<td></td>
<td>Enables the PXI TRIG2 for the mask. The card will trigger when the signal on this input is HIGH.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI3</td>
<td>800000h</td>
<td></td>
<td>Enables the PXI TRIG3 for the mask. The card will trigger when the signal on this input is HIGH.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI4</td>
<td>1000000h</td>
<td></td>
<td>Enables the PXI TRIG4 for the mask. The card will trigger when the signal on this input is HIGH.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI5</td>
<td>2000000h</td>
<td></td>
<td>Enables the PXI TRIG5 for the mask. The card will trigger when the signal on this input is HIGH.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI6</td>
<td>4000000h</td>
<td></td>
<td>Enables the PXI TRIG6 for the mask. The card will trigger when the signal on this input is HIGH.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI7</td>
<td>8000000h</td>
<td></td>
<td>Enables the PXI TRIG7 for the mask. The card will trigger when the signal on this input is HIGH.</td>
</tr>
<tr>
<td>SPC_TMASK_PXISTAR</td>
<td>10000000h</td>
<td></td>
<td>Enables the PXISTAR line for the mask. The card will trigger when the signal on this input is HIGH.</td>
</tr>
<tr>
<td>SPC_TMASK_PXI_DSTARB</td>
<td>20000000h</td>
<td></td>
<td>Enables the PXI_DSTARB line for the mask. The card will trigger when the signal on this input is HIGH.</td>
</tr>
</tbody>
</table>

The use of multiple PXI TRIG lines in either mask to combine status and trigger information is shown in the following example for clarification.

**PXI Trigger Setup Example**

Example of connecting three M4x.xxxx cards, card 0 is triggering all three cards:

```c
// Slave card1 trigger setup
spcm_dwSetParam_i32 (hDrv[1], SPC_PXITRG0_MODE, SPCM_PXITRGMODE_IN);       // set PXI TRIG0 as input
spcm_dwSetParam_i32 (hDrv[1], SPC_PXITRG1_MODE, SPCM_PXITRGMODE_ARMSTATE); // Output my ARM state on PXI TRIG1
spcm_dwSetParam_i32 (hDrv[1], SPC_TRIG_ORMASK,  SPC_TMASK_PXI0);           // trigger source: PXI_TRIG0

// Slave card2 trigger setup
spcm_dwSetParam_i32 (hDrv[2], SPC_PXITRG0_MODE, SPCM_PXITRGMODE_IN);       // set PXI TRIG0 as input
spcm_dwSetParam_i32 (hDrv[2], SPC_PXITRG2_MODE, SPCM_PXITRGMODE_ARMSTATE); // Output my ARM state on PXI TRIG2
spcm_dwSetParam_i32 (hDrv[2], SPC_TRIG_ORMASK,  SPC_TMASK_PXI0);           // trigger source: PXI_TRIG0

// Master card0: Acts as a trigger master distributing External trigger 0 trigger
spcm_dwSetParam_i32 (hDrv[0], SPC_TRIG_ORMASK,  SPC_TMASK_EXT0);           // trigger source: PXI_TRIG0

// Setting Ext0 trigger for rising edges (for AD/DA cards trigger levels might need to be adjusted)
spcm_dwSetParam_i32 (hDrv[0], SPC_TRIG_EXT0_MODE, SPC_TM_POS);             // Output trigger on PXI TRIG0
spcm_dwSetParam_i32 (hDrv[0], SPC_PXITRG0_MODE,  SPC_PXITRGMODE_TRIGOUT); // Output trigger on PXI TRIG0
spcm_dwSetParam_i32 (hDrv[0], SPC_PXITRG1_MODE, SPCM_PXITRGMODE_ARMSTATE); // Output my ARM state on PXI TRIG1
spcm_dwSetParam_i32 (hDrv[0], SPC_PXITRG2_MODE, SPCM_PXITRGMODE_ARMSTATE); // Output my ARM state on PXI TRIG2

// Synchronize Pre-Trigger area of all cards to prevent unintended trigger detection, while the other cards are not yet ready. Therefore include PXI_TRIG1 and PXI_TRIG2 inputs in the AND mask, so that these lines both must be HIGH, to enable trigger detection on card0 and hence trigger distribution to the other cards.
spcm_dwSetParam_i32 (hDrv[0], SPC_TRIG_ANDMASK,  SPC_TMASK_PXI2 | SPC_TMASK_PXI1); // transfer setup to all cards to allow PXI lines to be activated (leave a possible high-impedance mode)

for (i = 0; i < 3; i++)
    spcm_dWriteParameter (hDrv[i], SPC_TMutex); // lock the card
    spcm_dwSetParam_i32 (hDrv[i], SPC_M2CMD, M2CMD_CARD_WRITESETUP);

// Start the cards now in any order, as any triggering is now prevented as long no all the cards are armed.
// Wait for all cards to finish recording and then get data from all cards and do processing.
```

[c] Spectrum GmbH
The above example assumes, that a possible PXI trigger bus segmentation of the used backplane has been properly set up, so that each card’s output can reach the other card’s inputs properly and that no two drivers on one segment are driving against each other.
**Mode Multiple Recording**

The Multiple Recording mode allows the acquisition of data blocks with multiple trigger events without restarting the hardware.

The on-board memory will be divided into several segments of the same size. Each segment will be filled with data when a trigger event occurs (acquisition mode).

As this mode is totally controlled in hardware there is a very small re-arm time from end of one segment until the trigger detection is enabled again. You’ll find that re-arm time in the technical data section of this manual.

The following table shows the register for defining the structure of the segments to be recorded with each trigger event.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_POSTTRIGGER</td>
<td>10100</td>
<td>read/write</td>
<td>Acquisition only: defines the number of samples to be recorded per channel after the trigger event.</td>
</tr>
<tr>
<td>SPC_SEGMENTSIZE</td>
<td>10010</td>
<td>read/write</td>
<td>Size of one Multiple Recording segment: the total number of samples to be recorded per channel after detection of one trigger event including the time recorded before the trigger (pre trigger).</td>
</tr>
</tbody>
</table>

Each segment in acquisition mode can consist of pretrigger and/or posttrigger samples. The user always has to set the total segment size and the posttrigger, while the pretrigger is calculated within the driver with the formula: [pretrigger] = [segment size] - [posttrigger].

When using Multiple Recording the maximum pretrigger is limited depending on the number of active channels. When the calculated value exceeds that limit, the driver will return the error ERR_PRETRIGGERLEN.

Please have a look at the table further below to see the maximum pretrigger length that is possible.

**Recording modes**

**Standard Mode**

With every detected trigger event one data block is filled with data. The length of one multiple recording segment is set by the value of the segment size register SPC_SEGMENTSIZE. The total amount of samples to be recorded is defined by the memsize register. Memsize must be set to a multiple of the segment size. The table below shows the register for enabling Multiple Recording. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter earlier in this manual.

The total number of samples to be recorded to the on-board memory in Standard Mode is defined by the SPC_MEMSIZE register.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_CARDMODE</td>
<td>9500</td>
<td>read/write</td>
<td>Defines the used operating mode</td>
</tr>
<tr>
<td>SPC_REC_STD_MULTI</td>
<td>2</td>
<td>Enables Multiple Recording for standard acquisition.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_MEMSIZE</td>
<td>10000</td>
<td>read/write</td>
<td>Defines the total number of samples to be recorded per channel.</td>
</tr>
</tbody>
</table>

**FIFO Mode**

The Multiple Recording in FIFO Mode is similar to the Multiple Recording in Standard Mode. In contrast to the standard mode it is not necessary to program the number of samples to be recorded. The acquisition is running until the user stops it. The data is read block by block by the driver as described under FIFO single mode example earlier in this manual. These blocks are online available for further data processing by the user program. This mode significantly reduces the amount of data to be transferred on the PCI bus as gaps of no interest do not have to be transferred. This enables you to use faster sample rates than you would be able to in FIFO mode without Multiple Recording. The advantage of Multiple Recording in FIFO mode is that you can stream data online to the host system. You can make real-time data processing or store a huge amount of data to the hard disk. The table below shows the dedicated register for enabling Multiple Recording. For detailed information how to setup and start the board in FIFO mode please refer to the according chapter earlier in this manual.

The number of segments to be recorded must be set separately with the register shown in the following table:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_CARDMODE</td>
<td>9500</td>
<td>read/write</td>
<td>Defines the used operating mode</td>
</tr>
<tr>
<td>SPC_REC_FIFO_MULTI</td>
<td>32</td>
<td>Enables Multiple Recording for FIFO acquisition.</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_LOOPS</td>
<td>10020</td>
<td>read/write</td>
<td>Defines the number of segments to be recorded.</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td></td>
<td>Recording will be infinite until the user stops it.</td>
</tr>
<tr>
<td></td>
<td>1…[4G - 1]</td>
<td></td>
<td>Defines the total segments to be recorded.</td>
</tr>
</tbody>
</table>
Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory.

<table>
<thead>
<tr>
<th>Activated Channels</th>
<th>Used Memory size</th>
<th>Pre trigger</th>
<th>Post trigger</th>
<th>Segment size</th>
<th>Loops</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>SPC_MEMSIZE</td>
<td>SPC_PRETRIGGER</td>
<td>SPC_POSTTRIGGER</td>
<td>SPC_SEGMENTSIZE</td>
<td>SPC_LOOPS</td>
</tr>
<tr>
<td></td>
<td>Min</td>
<td>Max</td>
<td>Step</td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td>8 Ch</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Standard Single</td>
<td>64 Mem</td>
<td>32</td>
<td></td>
<td>32 Mem - 32</td>
<td>32</td>
</tr>
<tr>
<td>Standard Multi/ABA</td>
<td>64 Mem</td>
<td>32</td>
<td>4k</td>
<td>[defined by segment and post]</td>
<td>32 Mem/2-32</td>
</tr>
<tr>
<td>Standard Gate</td>
<td>64 Mem</td>
<td>32</td>
<td>8k</td>
<td>32 Mem-32</td>
<td>32</td>
</tr>
<tr>
<td>FIFO Single</td>
<td>not used</td>
<td>32</td>
<td>4k</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>FIFO Multi</td>
<td>not used</td>
<td>32</td>
<td>4k</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>FIFO Gate</td>
<td>not used</td>
<td>32</td>
<td>4k</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>16 Ch</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Standard Single</td>
<td>64 Mem/2</td>
<td>32</td>
<td>32 Mem/2 - 32</td>
<td>32</td>
<td>32 BG - 32</td>
</tr>
<tr>
<td>Standard Multi/ABA</td>
<td>64 Mem/2</td>
<td>32</td>
<td>32 Mem/4-32</td>
<td>32 Mem/4-32</td>
<td>32 Mem/4</td>
</tr>
<tr>
<td>Standard Gate</td>
<td>64 Mem/2</td>
<td>32</td>
<td>4k</td>
<td>[defined by segment and post]</td>
<td>32 Mem/4-32</td>
</tr>
<tr>
<td>FIFO Single</td>
<td>not used</td>
<td>32</td>
<td>4k</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>FIFO Multi</td>
<td>not used</td>
<td>32</td>
<td>4k</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>FIFO Gate</td>
<td>not used</td>
<td>32</td>
<td>4k</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>32 Ch</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Standard Single</td>
<td>64 Mem/4</td>
<td>32</td>
<td>32 Mem/4 - 32</td>
<td>32</td>
<td>32 BG - 32</td>
</tr>
<tr>
<td>Standard Multi/ABA</td>
<td>64 Mem/4</td>
<td>32</td>
<td>32 Mem/8-32</td>
<td>32 Mem/8-32</td>
<td>32 Mem/8</td>
</tr>
<tr>
<td>Standard Gate</td>
<td>64 Mem/4</td>
<td>32</td>
<td>4k</td>
<td>[defined by segment and post]</td>
<td>32 Mem/8-32</td>
</tr>
<tr>
<td>FIFO Single</td>
<td>not used</td>
<td>32</td>
<td>4k</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>FIFO Multi</td>
<td>not used</td>
<td>32</td>
<td>4k</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>FIFO Gate</td>
<td>not used</td>
<td>32</td>
<td>4k</td>
<td>32</td>
<td></td>
</tr>
</tbody>
</table>

All figures listed here are given in samples. An entry of [BG - 32] means [8 GSamples - 32] = 8,589,934,560 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

<table>
<thead>
<tr>
<th>Installed Memory</th>
<th>Mem</th>
<th>Mem / 2</th>
<th>Mem / 4</th>
<th>Mem / 8</th>
</tr>
</thead>
<tbody>
<tr>
<td>Size</td>
<td>4 GSample</td>
<td>2 GSample</td>
<td>1 GSample</td>
<td>512 MSample</td>
</tr>
</tbody>
</table>

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values is programmed depends on the used mode. Please read the detailed documentation of the mode.

Multiple Recording and Timestamps

Multiple Recording is well matching with the timestamp option. If timestamp recording is activated each trigger event and therefore each Multiple Recording segment will get timestamped as shown in the drawing on the right.

Please keep in mind that the trigger events are timestamped, not the beginning of the acquisition. The first sample that is available is at the time position of [Timestamp - Pretrigger].

The programming details of the timestamp option is explained in an extra chapter.
Trigger Modes

When using Multiple Recording all of the card’s trigger modes can be used including software trigger. For detailed information on the available trigger modes, please take a look at the relating chapter earlier in this manual.

Trigger Counter

The number of acquired trigger events in Multiple Recording mode is counted in hardware and can be read out while the acquisition is running or after the acquisition has finished. The trigger events are counted both in standard mode as well as in FIFO mode.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRIGGERCOUNTER</td>
<td>200905</td>
<td>read</td>
<td>Returns the number of trigger events that has been acquired since the acquisition start. The internal trigger counter has 48 bits. It is therefore necessary to read out the trigger counter value with 64 bit access or 2 x 32 bit access if the number of trigger events exceed the 32 bit range.</td>
</tr>
</tbody>
</table>

The trigger counter feature needs at least driver version V2.17 and firmware version V20 (M2i series), V10 (M3i series), V6 (M4i/M4x series) or V1 (M2p series). Please update the driver and the card firmware to these versions to use this feature. Trying to use this feature without the proper firmware version will issue a driver error.

Using the trigger counter information one can determine how many Multiple Recording segments have been acquired and can perform a memory flush by issuing Force trigger commands to read out all data. This is helpful if the number of trigger events is not known at the start of the acquisition. In that case one will do the following steps:

- Program the maximum number of segments that one expects or use the FIFO mode with unlimited segments
- Set a timeout to be sure that there are no more trigger events acquired. Alternatively one can manually proceed as soon as it is clear from the application that all trigger events have been acquired
- Read out the number of acquired trigger segments
- Issue a number of Force Trigger commands to fill the complete memory [standard mode] or to transfer the last FIFO block that contains valid data segments
- Use the trigger counter value to split the acquired data into valid data with a real trigger event and invalid data with a force trigger event.

Programming examples

The following example shows how to set up the card for Multiple Recording in standard mode.

```c
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_MULTI);  // Enables Standard Multiple Recording
spcm_dwSetParam_i64 (hDrv, SPC_SEGMENTSIZE, 1024);            // Set the segment size to 1024 samples
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 768);            // Set the posttrigger to 768 samples and therefore
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, 4096);                // Set the total memsize for recording to 4096 samples
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_MODE, SPC_TM_POS);   // Set triggermode to ext. TTL mode (rising edge)
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXT0);  // and enable it within the trigger OR-mask
```

The following example shows how to set up the card for Multiple Recording in FIFO mode.

```c
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_FIFO_MULTI); // Enables FIFO Multiple Recording
spcm_dwSetParam_i64 (hDrv, SPC_SEGMENTSIZE, 2048);           // Set the segment size to 2048 samples
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 1920);           // Set the posttrigger to 1920 samples and therefore
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, 256);                // 256 segments will be recorded
```

(c) Spectrum Gmbh
Mode Gated Sampling

The Gated Sampling mode allows the data acquisition controlled by an external or an internal gate signal. Data will only be recorded if the programmed gate condition is true. When using the Gated Sampling acquisition mode it is in addition also possible to program a pre- and/or posttrigger for recording samples prior to and/or after the valid gate.

This chapter will explain all the necessary software register to set up the card for Gated Sampling properly.

The section on the allowed trigger modes deals with detailed description on the different trigger events and the resulting gates.

![Gated Sampling Diagram]

When using Gated Sampling the maximum pretrigger is limited as shown in the technical data section. When the programmed value exceeds that limit, the driver will return the error ERR_PRETRIGGERLEN.

### Acquisition modes

#### Standard Mode

Data will be recorded as long as the gate signal fulfills the programmed gate condition. At the end of the gate interval the recording will be stopped and the card will pause until another gates signal appears. If the total amount of data to acquire has been reached, the card stops immediately. For that reason the last gate segment is ended by the expiring memory size counter and not by the gate end signal. The total amount of samples to be recorded can be defined by the memsize register. The table below shows the register for enabling Gated Sampling. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter earlier in this manual.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_REC_STD_GATE</td>
<td>4</td>
<td>read/write</td>
<td>Enables Gated Sampling for standard acquisition.</td>
</tr>
</tbody>
</table>

The total number of samples to be recorded to the on-board memory in Standard Mode is defined by the SPC_MEMSIZE register.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_MEMSIZE</td>
<td>10000</td>
<td>read/write</td>
<td>Defines the total number of samples to be recorded per channel.</td>
</tr>
</tbody>
</table>

#### FIFO Mode

The Gated Sampling in FIFO Mode is similar to the Gated Sampling in Standard Mode. In contrast to the Standard Mode you cannot program a certain total amount of samples to be recorded, but two other end conditions can be set instead. The acquisition can either run until the user stops it by software (infinite recording), or until a programmed number of gates has been recorded. The data is read continuously by the driver. This data is online available for further data processing by the user program. The advantage of Gated Sampling in FIFO mode is that you can stream data online to the host system with a lower average data rate than in conventional FIFO mode without Gated Sampling. You can make real-time data processing or store a huge amount of data to the hard disk. The table below shows the dedicated register for enabling Gated Sampling in FIFO mode. For detailed information how to setup and start the card in FIFO mode please refer to the according chapter earlier in this manual.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_REC_FIFO_GATE</td>
<td>64</td>
<td>read/write</td>
<td>Enables Gated Sampling for FIFO acquisition.</td>
</tr>
</tbody>
</table>

The number of gates to be recorded must be set separately with the register shown in the following table:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_LOOPS</td>
<td>0</td>
<td>read/write</td>
<td>Defines the number of gates to be recorded.</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td></td>
<td>Recording will be infinite until the user stops it.</td>
</tr>
<tr>
<td></td>
<td>[4G - 1]</td>
<td></td>
<td>Defines the total number of gates to be recorded.</td>
</tr>
</tbody>
</table>
Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory.

<table>
<thead>
<tr>
<th>Activated Channels</th>
<th>Used Mode</th>
<th>Memory size SPC_MEMSIZE</th>
<th>Pre trigger SPC_PRETRIGGER</th>
<th>Post trigger SPC_POSTTRIGGER</th>
<th>Segment size SPC_SEGMENTSIZE</th>
<th>Loops SPC_LOOPS</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Min Max Step</td>
<td>Min Max Step</td>
<td>Min Max Step</td>
<td>Min Max Step</td>
<td>Min Max Step</td>
</tr>
<tr>
<td>8 Ch</td>
<td>Standard Single</td>
<td>64 Mem 32</td>
<td>32 Mem - 32 (defined by mem and post)</td>
<td>32 BG - 32</td>
<td>32 not used</td>
<td>not used</td>
</tr>
<tr>
<td></td>
<td>Standard Multi/ABA</td>
<td>64 Mem 32</td>
<td>32 4k (defined by segment and post)</td>
<td>32 Mem/2-32</td>
<td>64 Mem/2</td>
<td>32 not used</td>
</tr>
<tr>
<td></td>
<td>Standard Gate</td>
<td>64 Mem 32</td>
<td>32 4k (defined by segment and post)</td>
<td>32 Mem-32</td>
<td>32 not used</td>
<td>not used</td>
</tr>
<tr>
<td></td>
<td>FIFO Single</td>
<td>not used</td>
<td>32 4k (defined by segment and post)</td>
<td>32 BG - 32</td>
<td>32 0 (e) 4G - 1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>FIFO Multi</td>
<td>not used</td>
<td>32 4k (defined by segment and post)</td>
<td>32 BG - 32</td>
<td>32 0 (e) 4G - 1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>FIFO Gate</td>
<td>not used</td>
<td>32 4k (defined by segment and post)</td>
<td>32 BG - 32</td>
<td>32 0 (e) 4G - 1</td>
<td>1</td>
</tr>
<tr>
<td>16 Ch</td>
<td>Standard Single</td>
<td>64 Mem/2 32</td>
<td>32 Mem/2 - 32 (defined by mem and post)</td>
<td>32 BG - 32</td>
<td>32 not used</td>
<td>not used</td>
</tr>
<tr>
<td></td>
<td>Standard Multi/ABA</td>
<td>64 Mem/2 32</td>
<td>32 4k (defined by segment and post)</td>
<td>32 Mem/4-32</td>
<td>64 Mem/4</td>
<td>32 not used</td>
</tr>
<tr>
<td></td>
<td>Standard Gate</td>
<td>64 Mem/2 32</td>
<td>32 4k (defined by segment and post)</td>
<td>32 Mem/2-32</td>
<td>32 not used</td>
<td>not used</td>
</tr>
<tr>
<td></td>
<td>FIFO Single</td>
<td>not used</td>
<td>32 4k (defined by segment and post)</td>
<td>32 BG - 32</td>
<td>32 0 (e) 4G - 1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>FIFO Multi</td>
<td>not used</td>
<td>32 4k (defined by segment and post)</td>
<td>32 BG - 32</td>
<td>32 0 (e) 4G - 1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>FIFO Gate</td>
<td>not used</td>
<td>32 4k (defined by segment and post)</td>
<td>32 BG - 32</td>
<td>32 0 (e) 4G - 1</td>
<td>1</td>
</tr>
<tr>
<td>32 Ch</td>
<td>Standard Single</td>
<td>64 Mem/4 32</td>
<td>32 Mem/4 - 32 (defined by mem and post)</td>
<td>32 BG - 16</td>
<td>32 not used</td>
<td>not used</td>
</tr>
<tr>
<td></td>
<td>Standard Multi/ABA</td>
<td>64 Mem/4 32</td>
<td>32 4k (defined by segment and post)</td>
<td>32 Mem/8-32</td>
<td>64 Mem/8</td>
<td>32 not used</td>
</tr>
<tr>
<td></td>
<td>Standard Gate</td>
<td>64 Mem/4 32</td>
<td>32 4k (defined by segment and post)</td>
<td>32 Mem/4-16</td>
<td>32 not used</td>
<td>not used</td>
</tr>
<tr>
<td></td>
<td>FIFO Single</td>
<td>not used</td>
<td>32 4k (defined by segment and post)</td>
<td>32 BG - 32</td>
<td>32 0 (e) 4G - 1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>FIFO Multi</td>
<td>not used</td>
<td>32 4k (defined by segment and post)</td>
<td>32 BG - 32</td>
<td>32 0 (e) 4G - 1</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>FIFO Gate</td>
<td>not used</td>
<td>32 4k (defined by segment and post)</td>
<td>32 BG - 32</td>
<td>32 0 (e) 4G - 1</td>
<td>1</td>
</tr>
</tbody>
</table>

All figures listed here are given in samples. An entry of [BG - 32] means [8 GSamples - 32] = 8,589,934,560 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

| Installed Memory | 4 GSample | Mem | 4 GSample | Mem / 2 | 2 GSample | Mem / 4 | 1 GSample | Mem / 8 | 512 MSample |

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values is programmed depends on the used mode. Please read the detailed documentation of the mode.

Programming examples

The following examples shows how to set up the card for Gated Sampling in standard mode for Gated Sampling in FIFO mode.

```
spcm_dwSetParam_i32 (hDrv, SPC_CARMODE, SPC_REC_STD_GATE); // Enables Standard Gated Sampling
spcm_dwSetParam_i64 (hDrv, PRETRIGGER, 256); // Set the pretrigger to 256 samples
spcm_dwSetParam_i64 (hDrv, POSTTRIGGER, 2048); // Set the posttrigger to 2048 samples
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, 8192); // Set the total memsize for recording to 8192 samples
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_MODE, SPC_TM_POS); // Use external trigger (rising edge)
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORENAK, SPC_THAESK_EXT0); // and enable it within the trigger OR-mask
```

(c) Spectrum Gmbh
Programming examples

Mode Gated Sampling

```c
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_FIFO_GATE); // Enables FIFO Gated Sampling
spcm_dwSetParam_i64 (hDrv, PRETRIGGER, 128); // Set the pretrigger to 128 samples
spcm_dwSetParam_i64 (hDrv, POSTTRIGGER, 512); // Set the posttrigger to 512 samples
spcm_dwSetParam_i64 (hDrv, SPC_LOOP, 1024); // 1024 gates will be recorded
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_MODE, SPC_TM_NEG); // Use external trigger (falling edge)
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXT0); // and enable it within the trigger OR-mask
```
**Timestamps**

**General information**

The timestamp function is used to record trigger events relative to the beginning of the measurement, relative to a fixed time-zero point or synchronized to an external reset clock. The reset clock can come from a radio clock, a GPS signal or from any other external machine.

The timestamp is internally realized as a very wide counter that is running with the currently used sampling rate. The counter is reset either by explicit software command or depending on the mode by the start of the card. On receiving the trigger event the current counter value is stored in an extra FIFO memory.

This function is designed as an enhancement to the Multiple Recording mode and is also used together with the Gated Sampling and ABA mode, but can also be used with plain single acquisitions.

Each recorded timestamp consists of the number of samples that has been counted since the last counter reset has been done. The actual time in relation to the reset command can be easily calculated by the formula on the right. Please note that the timestamp recalculation depends on the currently used sampling rate. Please have a look at the clock chapter to see how to read out the sampling rate.

If you want to know the time between two timestamps, you can simply calculate this by the formula on the right.

\[ \Delta t = \frac{\text{Timestamp}_{n+1} - \text{Timestamp}_n}{\text{Sampling rate}} \]

The following registers can be used for the timestamp function:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TIMESTAMP_STARTTIME</td>
<td>47030</td>
<td>read/write</td>
<td>Return the reset time when using reference clock mode. Hours are placed in bit 16 to 23, minutes are placed in bit 8 to 15, seconds are placed in bit 0 to 7</td>
</tr>
<tr>
<td>SPC_TIMESTAMP_STARTDATE</td>
<td>47031</td>
<td>read/write</td>
<td>Return the reset date when using reference clock mode. The year is placed in bit 16 to 31, the month is placed in bit 8 to 15 and the day of month is placed in bit 0 to 7</td>
</tr>
<tr>
<td>SPC_TIMESTAMP_TIMEOUT</td>
<td>47045</td>
<td>read/write</td>
<td>Set's a timeout in milliseconds for waiting of an reference clock edge</td>
</tr>
<tr>
<td>SPC_TIMESTAMP_AVAILMODES</td>
<td>47001</td>
<td>read</td>
<td>Returns all available modes as a bitmap. Modes are listed below</td>
</tr>
<tr>
<td>SPC_TIMESTAMP_CMD</td>
<td>47000</td>
<td>read/write</td>
<td>Programs a timestamp mode and performs commands as listed below</td>
</tr>
</tbody>
</table>

| SPC_TIMESTAMP_CMD         | 47000  | read/write| Programs a timestamp mode and performs commands as listed below             |
|                           |        |           |                                                                           |

Writing of SPC_TS_RESET and SPC_TS_RESET_WAITREFCLK to the command register can only have an effect on the counters, if the cards clock generation is already active. This is the case when the card either has already done an acquisition after the last reset or if the clock setup has already been actively transferred to the card by issuing the M2CMD_CARD_WRITESETUP command.
Example for setting timestamp mode:
The timestamp mode must consist of one of the mode constants, one of the counter and one of the feature constants:

```c
// setting timestamp mode to standard using internal clocking
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_INTERNAL | SPC_TSFEAT_NONE);
// setting timestamp mode to start reset mode using internal clocking
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STARTRESET | SPC_TSCNT_INTERNAL | SPC_TSFEAT_NONE);
// setting timestamp mode to standard using external reference clock with positive edge
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_REFCLOCKPOS | SPC_TSFEAT_NONE);
```

### Timestamp modes

#### Standard mode

In standard mode the timestamp counter is set to zero once by writing the TS_RESET command to the command register. After that command the counter counts continuously independent of start and stop of acquisition. The timestamps of all recorded trigger events are referenced to this common zero time. With this mode you can calculate the exact time difference between different recordings and also within one acquisition (if using Multiple Recording or Gated Sampling).

The following table shows the valid values that can be written to the timestamp command register for this mode:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TIMESTAMP_CMD</td>
<td>47000</td>
<td>read/write</td>
<td>Programs a timestamp mode and performs commands as listed below</td>
</tr>
<tr>
<td>SPC_TSMODE_DISABLE</td>
<td>0</td>
<td></td>
<td>Timestamp is disabled.</td>
</tr>
<tr>
<td>SPC_TS_RESET</td>
<td>1h</td>
<td></td>
<td>The timestamp counter is set to zero</td>
</tr>
<tr>
<td>SPC_TSMODE_STANDARD</td>
<td>2h</td>
<td></td>
<td>Standard mode, counter is reset by explicit reset command</td>
</tr>
<tr>
<td>SPC_TSCNT_INTERNAL</td>
<td>100h</td>
<td></td>
<td>Counter is running with complete width on sampling clock</td>
</tr>
</tbody>
</table>

⚠️ Please keep in mind that this mode only work sufficiently as long as you don’t change the sampling rate between two acquisitions that you want to compare.

#### StartReset mode

In StartReset mode the timestamp counter is set to zero on every start of the card. After starting the card the counter counts continuously. The timestamps of one recording are referenced to the start of the recording. This mode is very useful for Multiple Recording and Gated Sampling (see according chapters for detailed information on these two optional modes).
The following table shows the valid values that can be written to the timestamp command register.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TIMESTAMP_CMD</td>
<td>47000</td>
<td>read/write</td>
<td>Programs a timestamp mode and performs commands as listed below</td>
</tr>
<tr>
<td>SPC_TSMODE_DISABLE</td>
<td>0</td>
<td></td>
<td>Timestamp is disabled.</td>
</tr>
<tr>
<td>SPC_TSMODE_STARTRESET</td>
<td>4h</td>
<td></td>
<td>Counter is reset on every card start, all timestamps are in relation to card start</td>
</tr>
<tr>
<td>SPC_TSCNT_INTERNAL</td>
<td>100h</td>
<td></td>
<td>Counter is running with complete width on sampling clock</td>
</tr>
</tbody>
</table>

### Refclock mode

In addition to the counter counting the samples a second separate counter is utilized. An additional external signal is used, which affects both counters and needs to be fed in externally. This external reference clock signal will reset the sample counter and also increase the second counter. The second counter holds the number of the clock edges that have occurred on the external reference clock signal and the sample counter holds the position within the current reference clock period with the resolution of the sampling rate.

This mode can be used to obtain an absolute time reference when using an external radio clock or a GPS receiver. In that case the higher part is counting the seconds since the last reset and the lower part is counting the position inside the second using the current sampling rate.

Please keep in mind that as this mode uses an additional external signal and can therefore only be used when connecting an reference clock signal on the related connector on the card:

- X0 on M4i/M4x and related digitizerNETBOX products
- X1 on M2p and related digitizerNETBOX products

The counting is initialized with the timestamp reset command. Both counters will then be set to zero.

The following table shows the valid values that can be written to the timestamp command register for this mode:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TIMESTAMP_STARTTIME</td>
<td>47030</td>
<td>read/write</td>
<td>Return the reset time when using reference clock mode. Hours are placed in bit 16 to 23, minutes are placed in bit 8 to 15, seconds are placed in bit 0 to 7</td>
</tr>
<tr>
<td>SPC_TIMESTAMP_STARTDATE</td>
<td>47031</td>
<td>read/write</td>
<td>Return the reset date when using reference clock mode. The year is placed in bit 16 to 31, the month is placed in bit 8 to 15 and the day of month is placed in bit 0 to 7</td>
</tr>
<tr>
<td>SPC_TIMESTAMP_TIMEOUT</td>
<td>47045</td>
<td>read/write</td>
<td>Sets a timeout in milli seconds for waiting for a reference clock edge</td>
</tr>
<tr>
<td>SPC_TIMESTAMP_CMD</td>
<td>47000</td>
<td>read/write</td>
<td>Programs a timestamp mode and performs commands as listed below</td>
</tr>
<tr>
<td>SPC_TSMODE_DISABLE</td>
<td>0</td>
<td></td>
<td>Timestamp is disabled.</td>
</tr>
<tr>
<td>SPC_TS_RESET</td>
<td>1h</td>
<td></td>
<td>The counters are reset and the local PC time is stored for read out by SPC_TIMESTAMP_STARTTIME and SPC_TIMESTAMP_STARTDATE registers.</td>
</tr>
<tr>
<td>SPC_TS_RESET_WAITREFCLK</td>
<td>8h</td>
<td></td>
<td>Similar as SPC_TS_RESET, but aimed at SPC_TSCNT_REFCLOCKxxx modes. The counters are reset then the driver waits for the reference edge as long as defined by the timeout. After detecting the edge, the local PC time is stored for read out by SPC_TIMESTAMP_STARTTIME and SPC_TIMESTAMP_STARTDATE registers.</td>
</tr>
<tr>
<td>SPC_TSMODE_STANDARD</td>
<td>2h</td>
<td></td>
<td>Standard mode, counter is reset by explicit reset command</td>
</tr>
<tr>
<td>SPC_TSMODE_STARTRESET</td>
<td>4h</td>
<td></td>
<td>Counter is reset on every card start, all timestamps are in relation to card start</td>
</tr>
<tr>
<td>SPC_TSCNT_REFCLOCKPOS</td>
<td>200h</td>
<td></td>
<td>Counter is split, upper part is running with external reference clock positive edge, lower part is running with sampling clock</td>
</tr>
<tr>
<td>SPC_TSCNT_REFCLOCKNEG</td>
<td>400h</td>
<td></td>
<td>Counter is split, upper part is running with external reference clock negative edge, lower part is running with sampling clock</td>
</tr>
</tbody>
</table>

To synchronize the external reference clock signal with the PC clock it is possible to perform a timestamp reset command which waits a specified time for the occurrence of the external clock edge. As soon as the clock edge is found the function stores the current PC time and date which can be used to get the absolute time. As the timestamp reference clock can also be used with other clocks that don’t need to be synchronized with the PC clock the waiting time can be programmed using the SPC_TIMESTAMP_TIMEOUT register.
Example for initialization of timestamp reference clock and synchronization of a seconds signal with the PC clock:

```
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_REFCLOCKPOS);
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_TIMEOUT, 1500);
if (ERR_TIMESTAMP_SYNC == spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TS_RESET_WAITREFCLK))
    printf (“Synchronization with external clock signal failed\n”);
```

```
// now we read out the stored synchronization clock and date
int32 lSyncDate, lSyncTime;
spcm_dwGetParam_i32 (hDrv, SPC_TIMESTAMP_STARTDATE, &lSyncDate);
spcm_dwGetParam_i32 (hDrv, SPC_TIMESTAMP_STARTTIME, &lSyncTime);
```

```
// and print the start date and time information (European format: day.month.year hour:minutes:seconds)
printf (“Start date: %02d.%02d.%04d\n”, lSyncDate & 0xff, (lSyncDate >> 8) & 0xff, (lSyncDate >> 16) & 0xffff);
printf (“Start time: %02d:%02d:%02d\n”, (lSyncTime >> 16) & 0xff, (lSyncTime >> 8) & 0xff, lSyncTime & 0xff);
```

---

**Reading out the timestamps**

**General**

The timestamps are stored in an extra FIFO that is located in hardware on the card. This extra FIFO can read out timestamps using DMA transfer similar to the DMA transfer of the main sample data DMA transfer. The card has three completely independent busmaster DMA engines in hardware allowing the simultaneous transfer of both timestamp and sample data.

As seen in the picture there are separate FIFOs holding ABA and timestamp data.

Although an M4i is shown here, this applies to M4x and M2p cards as well. Each FIFO has its own DMA channel, the way data is handled by the DMA engine is similar for both kinds of extra FIFOs and is also very similar to the main sample data transfer engine. Therefore additional information can be found in the chapter explaining the main data transfer.

**Commands and Status information for extra transfer buffers.**

As explained above the data transfer is performed with the same command and status registers like the card control and sample data transfer. It is possible to send commands for card control, data transfer and extra FIFO data transfer at the same time.

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_M2CMD</td>
<td>100</td>
<td>write only</td>
<td>Executes a command for the card or data transfer</td>
</tr>
<tr>
<td>M2CMD_EXTRA_STARTDMA</td>
<td>100000h</td>
<td></td>
<td>Starts the DMA transfer for an already defined buffer.</td>
</tr>
<tr>
<td>M2CMD_EXTRA_WAITDMA</td>
<td>200000h</td>
<td></td>
<td>Waits until the data transfer has ended or until at least the amount of bytes defined by notify size are available. This wait function also takes the timeout parameter into account.</td>
</tr>
<tr>
<td>M2CMD_EXTRA_STOPDMA</td>
<td>400000h</td>
<td></td>
<td>Stops a running DMA transfer. Data is invalid afterwards.</td>
</tr>
<tr>
<td>M2CMD_EXTRA_POLL</td>
<td>800000h</td>
<td></td>
<td>Polls data without using DMA. As DMA has some overhead and has been implemented for fast data transfer of large amounts of data it is in some cases more simple to poll for available data. Please see the detailed examples for this mode. It is not possible to mix DMA and polling mode.</td>
</tr>
</tbody>
</table>

The extra FIFO data transfer can generate one of the following status information:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_M2STATUS</td>
<td>110</td>
<td>read only</td>
<td>Reads out the current status information</td>
</tr>
<tr>
<td>M2STAT_EXTRA_BLOCKREADY</td>
<td>1000h</td>
<td></td>
<td>The next data block as defined in the notify size is available. It is at least the amount of data available but it also can be more data</td>
</tr>
<tr>
<td>M2STAT_EXTRA_END</td>
<td>2000h</td>
<td></td>
<td>The data transfer has completed. This status information will only occur if the notify size is set to zero.</td>
</tr>
</tbody>
</table>
Data Transfer using DMA

Data transfer consists of two parts: the buffer definition and the commands/status information that controls the transfer itself. Extra data transfer shares the command and status register with the card control, data transfer commands and status information.

The DMA based data transfer mode is activated as soon as the M2CMD_EXTRA_STARTDMA is given. Please see next chapter to see how the polling mode works.

Definition of the transfer buffer

Before any data transfer can start it is necessary to define the transfer buffer with all its details. The definition of the buffer is done with the spcm_dwDefTransfer function as explained in an earlier chapter. The following example will show the definition of a transfer buffer for timestamp data, definition for ABA data is similar:

```c
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_CARDTOPC, 0, pvBuffer, 0, lLenOfBufferInBytes);
```

In this example the notify size is set to zero, meaning that we don’t want to be notified until all extra data has been transferred. Please have a look at the sample data transfer in an earlier chapter to see more details on the notify size.

Please note that extra data transfer is only possible from card to PC and there’s no programmable offset available for this transfer.

Buffer handling

A data buffer handshake is implemented in the driver which allows to run the card in different data transfer modes. The software transfer buffer is handled as one large buffer for each kind of data (timestamp and ABA) which is on the one side controlled by the driver and filled automatically by busmaster DMA from the hardware extra FIFO buffer and on the other hand it is handled by the user who sets parts of this software buffer available for the driver for further transfer. The handshake is fulfilled with the following 3 software registers:

- **SPC_ABA_AVAIL_USER_LEN**
  
  This register contains the currently available number of bytes that are filled with newly transferred slow ABA data. The user can now use this ABA data for own purposes, copy it, write it to disk or start calculations with this data.

- **SPC_ABA_AVAIL_USER_POS**
  
  The register holds the current byte index position where the available ABA bytes start. The register is just intended to help you and to avoid own position calculation.

- **SPC_ABA_AVAIL_CARD_LEN**
  
  After finishing the job with the new available ABA data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.

- **SPC_TS_AVAIL_USER_LEN**
  
  This register contains the currently available number of bytes that are filled with newly transferred timestamp data. The user can now use these timestamps for own purposes, copy it, write it to disk or start calculations with the timestamps.

- **SPC_TS_AVAIL_USER_POS**
  
  The register holds the current byte index position where the available timestamp bytes start. The register is just intended to help you and to avoid own position calculation.

- **SPC_TS_AVAIL_CARD_LEN**
  
  After finishing the job with the new available timestamp data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.

Directly after start of transfer the SPC_XXX_AVAIL_USER_LEN is every time zero as no data is available for the user and the SPC_XXX_AVAIL_CARD_LEN is every time identical to the length of the defined buffer as the complete buffer is available for the card for transfer.

The counter that is holding the user buffer available bytes (SPC_XXX_AVAIL_USER_LEN) is sticking to the defined notify size at the DefTransfer call. Even when less bytes already have been transferred you won’t get notice of it if the notify size is programmed to a higher value.

Remarks

- The transfer between hardware FIFO buffer and application buffer is done with scatter-gather DMA using a busmaster DMA controller located on the card. Even if the PC is busy with other jobs data is still transferred until the application buffer is completely used.
- As shown in the drawing above the DMA control will announce new data to the application by sending an event. Waiting for an event is done internally inside the driver if the application calls one of the wait functions. Waiting for an event does not consume any CPU time and is therefore highly requested if other threads do lot of calculation work. However it is not necessary to use the wait functions and one can simply request the current status whenever the program has time to do so. When using this polling mode the announced available bytes still stick to the defined notify size!
- If the on-board FIFO buffer has an overrun data transfer is stopped immediately.
Reading out the timestamps

Buffer handling example for DMA timestamp transfer (ABA transfer is similar, just using other registers)

```c
int8* pcData = (int8*) pvAllocMemPageAligned (lBufSizeInBytes);
// we now define the transfer buffer with the minimum notify size of one page = 4 kByte
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 4096, (void*) pcData, 0, lBufSizeInBytes);

do
{
    // we wait for the next data to be available. After this call we get at least 4k of data to proceed
    dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_STARTDMA | M2CMD_EXTRA_WAITDMA);
    if (!dwError)
    {
        // if there was no error we can proceed and read out the current amount of available data
        spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lAvailBytes);
        spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_POS, &lBytePos);
        printf("We now have %d new bytes available\n", lAvailBytes);
        printf("The available data starts at position %d\n", lBytesPos);
        // we take care not to go across the end of the buffer
        if ((lBytePos + lAvailBytes) >= lBufSizeInBytes)
            lAvailBytes = lBufSizeInBytes - lBytePos;

        // our do function gets a pointer to the start of the available data section and the length
        vProcessTimestamps (&pcData[lBytesPos], lAvailBytes);

        // the buffer section is now immediately set available for the card
        spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lAvailBytes);
    }
}
while (!dwError); // we loop forever if no error occurs
```

The extra FIFO has a quite small size compared to the main data buffer. As the transfer is done initiated by the hardware using busmaster DMA this is not critical as long as the application data buffers are large enough and as long as the extra transfer is started BEFORE starting the card.

Data Transfer using Polling

If the extra data is quite slow and the delay caused by the notify size on DMA transfers is unacceptable for your application it is possible to use the polling mode. Please be aware that the polling mode uses CPU processing power to get the data and that there might be an overrun if your CPU is otherwise busy. You should only use polling mode in special cases and if the amount of data to transfer is not too high.

Most of the functionality is similar to the DMA based transfer mode as explained above.

The polling data transfer mode is activated as soon as the M2CMD_EXTRA_POLL is executed.

Definition of the transfer buffer

This is similar to the above explained DMA buffer transfer. The value „notify size“ is ignored and should be set to 4k (4096).

Buffer handling

The buffer handling is also similar to the DMA transfer. As soon as one of the registers SPC_TS_AVAIL_USER_LEN or SPC_ABA_AVAIL_USER_LEN is read the driver will read out all available data from the hardware and will return the number of bytes that has been read. In minimum this will be one DWORD = 4 bytes.
Buffer handling example for polling timestamp transfer (ABA transfer is similar, just using other registers)

```c
int8* pcData = (int8*) pvAllocMemPageAligned (lBufSizeInBytes);
// we now define the transfer buffer with the minimum notify size of one page = 4 kByte
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 4096, (void*) pcData, 0, lBufSizeInBytes);
// we start the polling mode
dwError = spcm_dwSetParam_i32 (hDrv, SPCM_M2CMD, M2CMD_EXTRA_POLL);
// this is pure polling loop
{
    spcm_dwGetParam_i32 (hDrv, SPCM_TS_AVAIL_USER_LEN, &lAvailBytes);
    spcm_dwGetParam_i32 (hDrv, SPCM_TS_AVAIL_USER_POS, &lBytePos);
    if (lAvailBytes > 0)
    {
        printf ("We now have %d new bytes available\n", lAvailBytes);
        printf ("The available data starts at position %d\n", lBytePos);
        // we take care not to go across the end of the buffer
        if ((lBytePos + lAvailBytes) >= lBufSizeInBytes)
            lAvailBytes = lBufSizeInBytes - lBytePos;
        // our do function get's a pointer to the start of the available data section and the length
        vProcessTimestamps (&pcData[lBytePos], lAvailBytes);
        // the buffer section is now immediately set available for the card
        spcm_dwSetParam_i32 (hDrv, SPCM_TS_AVAIL_CARD_LEN, lAvailBytes);
    }
}
while (!dwError); // we loop forever if no error occurs
```

Comparison of DMA and polling commands

This chapter shows you how small the difference in programming is between the DMA and the polling mode:

<table>
<thead>
<tr>
<th>DMA mode</th>
<th>Polling mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>Define the buffer</td>
<td>spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR...)</td>
</tr>
<tr>
<td>Start the transfer</td>
<td>spcm_dwSetParam_i32 (hDrv, SPCM_M2CMD, M2CMD_EXTRA_STARTDMA)</td>
</tr>
<tr>
<td>Wait for data</td>
<td>not in polling mode</td>
</tr>
<tr>
<td>Available bytes</td>
<td>spcm_dwGetParam_i32 (hDrv, SPCM_TS_AVAIL_USER_LEN, lAvailBytes)</td>
</tr>
<tr>
<td>Min available bytes</td>
<td>spcm_dwGetParam_i32 (hDrv, SPCM_TS_AVAIL_USER_LEN, lAvailBytes)</td>
</tr>
<tr>
<td>Current position</td>
<td>programmed notify size</td>
</tr>
<tr>
<td>Free buffer for card</td>
<td>spcm_dwSetParam_i32 (hDrv, SPCM_TS_AVAIL_CARD_LEN, lAvailable)</td>
</tr>
</tbody>
</table>

Data format

Each timestamp is 128 bit long and internally mapped to two consecutive 64 bit (8 bytes) values. The lower 64 bit (counter value) contains the number of clocks that have been recorded with the currently used sampling rate since the last counter-reset has been done. The matching time can easily be calculated in the general information section at the beginning of this chapter.

The values the counter is counting and that are stored in the timestamp FIFO represent the moments the trigger event occurs internally. Compared to the real external trigger event, these values are delayed. This delay is fix and therefore can be ignored, as it will be identical for all recordings with the same setup.

Standard data format

When internally mapping the timestamp from 128 bit to two 64 bit values, the unused upper 64 bits are filled up with zeros.

| Timestamp Mode | 16th byte | 15th byte | 14th byte | 13th byte | 12th byte | 11th byte | 10th byte | 9th byte | 8th byte | 7th byte | 6th byte | 5th byte | 4th byte | 3rd byte | 2nd byte | 1st byte |
|----------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| Standard/StartReset | 0h | 0h | 64 bit wide Timestamp |
| Refclock mode | 0h | 24 bit wide Refclock edge counter (seconds counter) | 40 bit wide Timestamp |

Extended timestamp data format

Sometimes it is useful to store the level of additional external static signals together with a recording, such as e.g. control inputs of an external input multiplexer or settings of other external equipment. When programming a special flag the upper 64 bit of every 128 bit timestamp value is not (as in standard data mode) filled up with leading zeros, but with the values of either the digital inputs (X3, X2, X1) or optionally also (X10, X9, X8, X7, X6, X5, X4, X3). The following table shows the resulting 64 bit timestamps.

| Timestamp Mode | 16th byte | 15th byte | 14th byte | ... | 11th byte | ... | 8th byte | 7th byte | 6th byte | 5th byte | 4th byte | 3rd byte | 2nd byte | 1st byte |
|----------------|------------|------------|------------|---|------------|---|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| Standard/StartReset | 0h | Extra Data Word | 64 bit wide Timestamp |
| Refclock mode | 0h | Extra Data Word | 24 bit wide Refclock edge counter (seconds counter) | 40 bit wide Timestamp |
The above mentioned „Extra Data Word“ contains the following data, depending on the selected timestamp data format:

![Timestamp Data Format Table]

<table>
<thead>
<tr>
<th>Timestamp Data Format</th>
<th>Bits 31...24</th>
<th>Bit 23</th>
<th>Bit 22</th>
<th>...</th>
<th>Bit 16</th>
<th>Bit 15</th>
<th>Bit 14</th>
<th>Bit 13</th>
<th>Bit 12</th>
<th>Bit 11</th>
<th>Bit 10</th>
<th>Bit 9</th>
<th>Bit 8</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>no special data format is set</td>
<td>0h</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPC_TSXIOACQ_ENABLE</td>
<td>0h</td>
<td>X10...X3 [option]</td>
<td>X2</td>
<td>X1</td>
<td>X0</td>
<td>0h</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPC_TSFEAT_TRGSRC</td>
<td>0h</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPC_TSXIOACQ_ENABLE</td>
<td>SPC_TSFEAT_TRGSRC</td>
<td>0h</td>
<td>X10...X3 [option]</td>
<td>X2</td>
<td>X1</td>
<td>X0</td>
<td>0h</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The multi-purpose lines X10...X3 are only available when the additional digital I/O option (DigSMA) is installed. For cards where this option is not installed, Bits 23 down to 16 are always zero. Depending on the chosen mode for acquiring digital data (see Multi-Purpose I/O chapter for details) either (X2..X0) or (X10..X3) are active as digital input lines.

The 11bit wide trigger source bitmask is encoded as follows:

<table>
<thead>
<tr>
<th>Trigger Source Mask</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_TRGSRC_MASK_CH0</td>
<td>1h</td>
<td>Set when a trigger event occurring on channel 0 was leading to final trigger event.</td>
</tr>
<tr>
<td>SPC_TRGSRC_MASK_CH1</td>
<td>2h</td>
<td>Set when a trigger event occurring on channel 1 was leading to final trigger event.</td>
</tr>
<tr>
<td>SPC_TRGSRC_MASK_CH2</td>
<td>4h</td>
<td>Set when a trigger event occurring on channel 2 was leading to final trigger event.</td>
</tr>
<tr>
<td>SPC_TRGSRC_MASK_CH3</td>
<td>8h</td>
<td>Set when a trigger event occurring on channel 3 was leading to final trigger event.</td>
</tr>
<tr>
<td>SPC_TRGSRC_MASK_CH4</td>
<td>10h</td>
<td>Set when a trigger event occurring on channel 4 was leading to final trigger event.</td>
</tr>
<tr>
<td>SPC_TRGSRC_MASK_CH5</td>
<td>20h</td>
<td>Set when a trigger event occurring on channel 5 was leading to final trigger event.</td>
</tr>
<tr>
<td>SPC_TRGSRC_MASK_CH6</td>
<td>40h</td>
<td>Set when a trigger event occurring on channel 6 was leading to final trigger event.</td>
</tr>
<tr>
<td>SPC_TRGSRC_MASK_CH7</td>
<td>80h</td>
<td>Set when a trigger event occurring on channel 7 was leading to final trigger event.</td>
</tr>
<tr>
<td>SPC_TRGSRC_MASK_EXT0</td>
<td>100h</td>
<td>Set when a trigger event occurring on external trigger (Ext0) was leading to final trigger event.</td>
</tr>
<tr>
<td>SPC_TRGSRC_MASK_EXT1</td>
<td>200h</td>
<td>Set when a trigger event occurring on external trigger (Ext1) was leading to final trigger event.</td>
</tr>
<tr>
<td>SPC_TRGSRC_MASK_FORCE</td>
<td>400h</td>
<td>Set when a trigger event occurring by using the force trigger command is leading to final trigger event.</td>
</tr>
</tbody>
</table>

The selection between the different data format for the timestamps is done with a flag that is written to the timestamp command register. As this register is organized as a bitfield, the data format selection is available for all possible timestamp modes and different data modes can be combined.

**Combination of Memory Segmentation Options with Timestamps**

This topic should give you a brief overview how the timestamp option interacts with the options Multiple Recording and ABA mode for which the timestamps option has been made.

**Multiple Recording and Timestamps**

Multiple Recording is well matching with the timestamp option. If timestamp recording is activated each trigger event and therefore each Multiple Recording segment will get timestamped as shown in the drawing on the right.

Please keep in mind that the trigger events are timestamped, not the beginning of the acquisition. The first sample that is available is at the time position [Timestamp - Pretrigger].

The programming details of the timestamp option is explained in an extra chapter.
The following example shows the setup of the Multiple Recording mode together with activated timestamps recording and a short display of the acquired timestamps. The example doesn’t care for the acquired data itself and doesn’t check for error:

```c
// setup of the Multiple Recording mode
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_MULTI); // Enable Standard Multiple Recording
spcm_dwSetParam_i64 (hDrv, SPC_SEGMENTSIZE, 1024); // Segment size is 1 kSamples, Posttrigger is 768
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 768); // samples and pretrigger therefore 256 samples.
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, 4096); // 4 kSamples in total acquired -> 4 segments

// setup the Timestamp mode and make a reset of the timestamp counter
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_INTERNAL);
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_RESET);

// now we define a buffer for timestamp data and start the acquisition. Each timestamp is 128 bit = 16 bytes.
int64* pllStamps = (int64*) pvAllocMemPageAligned (16 * 4);
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 0, (void*) pllStamps, 0, 4 * 16);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_EXTRA_STARTDMA);

// we wait for the end timestamps transfer which will be received if all segments have been recorded
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_WAITDMA);

// as we now have the timestamps we just print them and calculate the time in milli seconds
// second array element of pllStamps is used here.
int64 llSamplerate;
double dTime_ms;
spcm_dwGetParam_i64 (hDrv, SPC_SAMPLERATE, &llSamplerate);
for (int i = 0; i < 4; i++)
{
    dTime_ms = 1000.0 * pllStamps[2 * i] / llSamplerate;
    printf ("#%d: %I64d samples = %.3f ms\n", i, pllStamps[2 * i], dTime_ms);
}
```
Option Star-Hub (M3i and M4i only)

Star-Hub introduction
The purpose of the Star-Hub is to extend the number of channels available for acquisition or generation by interconnecting multiple cards and running them simultaneously.

The Star-Hub option allows to synchronize several cards of the same M3i/M4i series that are mounted within one host system (PC):

- For the M3i series there are the two different versions available: a small version with 4 connectors (option SH4) for synchronizing up to four cards and a big version with 8 connectors (option SH8) for synchronizing up to eight cards.
- For the M4i series there are the two different mechanical versions available, with 8 connectors for synchronizing up to eight cards.

The Star-Hub allows synchronizing cards of the same family only. It is not possible to synchronize cards of different families!

Both versions are implemented as a piggy-back module that is mounted to one of the cards. For details on how to install several cards including the one carrying the Star-Hub module, please refer to the section on hardware installation.

Either which of the two available Star-Hub options is used, there will be no phase delay between the sampling clocks of the synchronized cards and either no delay between the trigger events. The card holding the Star-Hub is automatically also the clock master. Any one of the synchronized cards can be part of the trigger generation.

Star-Hub trigger engine
The trigger bus between an M3i/M4i card and the Star-Hub option consists of several lines. Some of them send the trigger information from the card’s trigger engine to the Star-Hub and some receives the resulting trigger from the Star-Hub. All trigger events from the different cards connected are combined with OR on the Star-Hub.

While the returned trigger is identical for all synchronized cards, the sent out trigger of every single card depends on their trigger settings.

Star-Hub clock engine
The card holding the Star-Hub is the clock master for the complete system. If you need to feed in an external clock to a synchronized system the clock has to be connected to the master card. Slave cards cannot generate a Star-Hub system clock. As shown in the drawing on the right the clock master can use either the programmable quartz 1 or the external clock input to be broadcast to all other cards.

All cards including the clock master itself receive the distributed clock with equal phase information. This makes sure that there is no phase delay between the cards.

Software Interface
The software interface is similar to the card software interface that is explained earlier in this manual. The same functions and some of the registers are used with the Star-Hub. The Star-Hub is accessed using its own handle which has some extra commands for synchronization setup. All card functions are programmed directly on card as before. There are only a few commands that need to be programmed directly to the Star-Hub for synchronization.

The software interface as well as the hardware supports multiple Star-Hubs in one system. Each set of cards connected by a Star-Hub then runs totally independent. It is also possible to mix cards that are connected with the Star-Hub with other cards that run independent in one system.

Star-Hub Initialization
The interconnection between the Star-Hubs is probed at driver load time and does not need to be programmed separately. Instead the cards can be accessed using a logical index. This card index is only based on the ordering of the cards in the system and is not influenced by the current cabling. It is even possible to change the cable connections between two system starts without changing the logical card order that is used for Star-Hub programming.

The Star-Hub initialization must be done AFTER initialization of all cards in the system. Otherwise the interconnection won’t be received properly.
The Star-Hubs are accessed using a special device name „sync“ followed by the index of the star-hub to access. The Star-Hub is handled completely like a physical card allowing all functions based on the handle like the card itself.

Example with 4 cards and one Star-Hub (no error checking to keep example simple)

drv_handle hSync;
drv_handle hCard[4];
for (i = 0; i < 4; i++)
{
    sprintf (s, "/dev/spcm%d", i);
    hCard[i] = spcm_hOpen (s);
}
hSync = spcm_hOpen ("sync0");
...
spcm_vClose (hSync);
for (i = 0; i < 4; i++)
    spcm_vClose (hCard[i]);

Example for a digitizerNETBOX with two internal digitizer/generator modules. This example is also suitable for accessing a remote server with two cards installed:

drv_handle hSync;
drv_handle hCard[2];
for (i = 0; i < 2; i++)
{
    sprintf (s, "TCPIP::192.168.169.14::INST%d::INSTR", i);
    hCard[i] = spcm_hOpen (s);
}
hSync = spcm_hOpen ("sync0");
...
spcm_vClose (hSync);
for (i = 0; i < 2; i++)
    spcm_vClose (hCard[i]);

When opening the Star-Hub the cable interconnection is checked. The Star-Hub may return an error if it sees internal cabling problems or if the connection between Star-Hub and the card that holds the Star-Hub is broken. It can’t identify broken connections between Star-Hub and other cards as it doesn’t know that there has to be a connection.

The synchronization setup is done using bit masks where one bit stands for one recognized card. All cards that are connected with a Star-Hub are internally numbered beginning with 0. The number of connected cards as well as the connections of the star-hub can be read out after initialization. For each card that is connected to the star-hub one can read the index of that card:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_SYNC_READ_NUMCONNECTORS</td>
<td>48991</td>
<td>read</td>
<td>Number of connectors that the Star-Hub offers at max. (available with driver V5.6 or newer)</td>
</tr>
<tr>
<td>SPC_SYNC_READ_SYNCCOUNT</td>
<td>48990</td>
<td>read</td>
<td>Number of cards that are connected to this Star-Hub</td>
</tr>
<tr>
<td>SPC_SYNC_READ_CARDIDX0</td>
<td>49000</td>
<td>read</td>
<td>Index of card that is connected to star-hub logical index 0 (mask 0x0001)</td>
</tr>
<tr>
<td>SPC_SYNC_READ_CARDIDX1</td>
<td>49001</td>
<td>read</td>
<td>Index of card that is connected to star-hub logical index 1 (mask 0x0002)</td>
</tr>
<tr>
<td>SPC_SYNC_READ_CARDIDX7</td>
<td>49007</td>
<td>read</td>
<td>Index of card that is connected to star-hub logical index 7 (mask 0x0080)</td>
</tr>
<tr>
<td>SPC_SYNC_READ_CARDIDX8</td>
<td>49008</td>
<td>read</td>
<td>M2i-only: Index of card that is connected to star-hub logical index 8 (mask 0x0100)</td>
</tr>
<tr>
<td>SPC_SYNC_READ_CARDIDX15</td>
<td>49015</td>
<td>read</td>
<td>M2i-only: Index of card that is connected to star-hub logical index 15 (mask 0x8000)</td>
</tr>
<tr>
<td>SPC_SYNC_READ_CABLECON0</td>
<td>49100</td>
<td>read</td>
<td>Returns the index of the cable connection that is used for the logical connection 0. The cable connections can be seen printed on the PCB of the star-hub. Use these cable connection information in case that there are hardware failures with the star-hub cabling.</td>
</tr>
<tr>
<td>SPC_SYNC_READ_CABLECON15</td>
<td>49115</td>
<td>read</td>
<td>Returns the index of the cable connection that is used for the logical connection 15.</td>
</tr>
</tbody>
</table>

In standard systems where all cards are connected to one star-hub reading the star-hub logical index will simply return the index of the card again. This results in bit 0 of star-hub mask being 1 when doing the setup for card 0, bit 1 in star-hub mask being 1 when setting up card 1 and so on. On such systems it is sufficient to read out the SPC_SYNC_READ_SYNCCOUNT register to check whether the star-hub has found the expected number of cards to be connected.

spcm_dwGetParam_i32 (hSync, SPC_SYNC_READ_SYNCCOUNT, &iSyncCount);
for (i = 0; i < iSyncCount; i++)
{
    spcm_dwGetParam_i32 (hSync, SPC_SYNC_READ_CARDIDX0 + i, &iCardIdx);
    printf ("star-hub logical index %d is connected with card %d\n", i, iCardIdx);
}
Software Interface

Option Star-Hub (M3i and M4i only)

In case of 4 cards in one system and all are connected with the star-hub this program excerpt will return:

Let's see a more complex example with two Star-Hubs and one independent card in one system. Star-Hub A connects card 2, card 4 and card 5. Star-Hub B connects card 0 and card 3. Card 1 is running completely independent and is not synchronized at all:

Now the program has to check both star-hubs:

For the following examples we will assume that 4 cards in one system are all connected to one star-hub to keep things easier.

Setup of Synchronization

The synchronization setup only requires one additional register to enable the cards that are synchronized in the next run

The enable mask is based on the logical index explained above. It is possible to just select a couple of cards for the synchronization. All other cards then will run independently. Please be sure to always enable the card on which the star-hub is located as this one is a must for the synchronization.

In our example we synchronize all four cards. The star-hub is located on card #2 and is therefor the clock master

Setup of Trigger

Setting up the trigger does not need any further steps of synchronization setup. Simply all trigger settings of all cards that have been enabled for synchronization are connected together. All trigger sources and all trigger modes can be used on synchronization as well.
Having positive edge of external trigger on card 0 to be the trigger source for the complete system needs the following setup:

```c
for (i = 0; i < lSyncCount; i++)
{
    int32 lAllChannels = (SPC_TMASK0_CH0 | SPC_TMASK0_CH1 | SPC_TMASK0_CH2 | SPC_TMASK0_CH3);
    spcm_dwSetParam_i32 (hCard[i], SPC_TRIG_CH_ORMASK0, lAllChannels);
    for (j = 0; j < 2; j++)
    {
        // set all channels to trigger on positive edge crossing trigger level 100
        spcm_dwSetParam_i32 (hCard[i], SPC_TRIG_CH0_MODE + j, SPC_TM_POS);
        spcm_dwSetParam_i32 (hCard[i], SPC_TRIG_CH0_LEVEL0 + j, 100);
    }
}
```

Assuming that the 4 cards are analog data acquisition cards with 4 channels each we can simply setup a synchronous system with all channels of all cards being trigger source. The following setup will show how to set up all trigger events of all channels to be OR connected. If any of the channels will now have a signal above the programmed trigger level the complete system will do an acquisition:

```c
for (i = 0; i < lSyncCount; i++)
{
    // all 4 cards are masked
    spcm_dwSetParam_i32 (hSync, SPC_SYNC_ENABLEMASK, 0x000F);
    // card 0 is trigger master and waits for external positive edge
    spcm_dwSetParam_i32 (hCard[0], SPC_TRIG_ORMASK, SPC_TMASK_EXT0);
    spcm_dwSetParam_i32 (hCard[0], SPC_TRIG_EXT0_MODE, SPC_TM_POS);
    spcm_dwSetParam_i32 (hCard[0], SPC_CLOCKMODE, SPC_CM_INTPLL);
    spcm_dwSetParam_i32 (hCard[0], SPC_SAMPLERATE, MEGA(100));
    spcm_dwSetParam_i32 (hCard[0], SPC_TRIG_ORMASK, SPC_TM_NONE);
    // start the cards and wait for them a maximum of 1 second to be ready
    spcm_dwSetParam_i32 (hSync, SPC_TIMEOUT, 1000);
    spcm_dwSetParam_i32 (hSync, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER);
    if (spcm_dwSetParam_i32 (hSync, SPC_M2CMD, M2CMD_CARD_WAITREADY) == ERR_TIMEOUT)
    printf ("Timeout occurred - no trigger received within time
"
```
**SH-Direct: using the Star-Hub clock directly without synchronization**

Starting with driver version 1.26 build 1754 it is possible to use the clock from the Star-Hub just like an external clock and running one or more cards totally independent of the synchronized card. The mode is by example useful if one has one or more output cards that run continuously in a loop and are synchronized with Star-Hub and in addition to this one or more acquisition cards should make multiple acquisitions but using the same clock.

For all M2i cards is also possible to run the „slave“ cards with a divided clock. Therefore please program a desired divided sampling rate in the SPC_SAMPLERATE register (example: running the Star-Hub card with 10 MS/s and the independent cards with 1 MS/s). The sampling rate is automatically adjusted by the driver to the next matching value.

**What is necessary?**

- All cards need to be connected to the Star-Hub
- The card(s) that should run independently can not hold the Star-Hub
- The card(s) with the Star-Hub must be setup to synchronization even if it’s only one card
- The synchronized card(s) have to be started prior to the card(s) that run with the direct Star-Hub clock

**Setup**

At first all cards that should run synchronized with the Star-Hub are set-up exactly as explained before. The card(s) that should run independently and use the Star-Hub clock need to use the following clock mode:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_CLOCKMODE</td>
<td>20200</td>
<td>read/write</td>
<td>Defines the used clock mode</td>
</tr>
<tr>
<td>SPC_CM_SHDIRECT</td>
<td>128</td>
<td></td>
<td>Uses the clock from the Star-Hub as if this was an external clock</td>
</tr>
</tbody>
</table>

**Example**

In this example we have one generator card with the Star-Hub mounted running in a continuous loop and one acquisition card running independently using the SH-Direct clock.

```c
// setup of the generator card
spcm_dwSetParam_i32 (hCard[0], SPC_CARDMODE, SPC_REP_STD_SINGLE);
spcm_dwSetParam_i32 (hCard[0], SPC_LOOPS, 0);                     // infinite data replay
spcm_dwSetParam_i32 (hCard[0], SPC_CLOCKMODE, SPC_CM_INTPLL);
spcm_dwSetParam_i32 (hCard[0], SPC_SAMPLERATE, MEGA(1));
spcm_dwSetParam_i32 (hCard[0], SPC_TRIG_ORMASK, SPC_TM_SOFTWARE);
spcm_dwSetParam_i32 (hSync, SPC_SYNC_ENABLEMASK, 0x0001); // card 0 is the generator card
spcm_dwSetParam_i32 (hSync, SPC_SYNC_CLMZASK, 0x0001); // only for M2i/M3i cards: set ClkMask

// Setup of the acquisition card (waiting for external trigger)
spcm_dwSetParam_i32 (hCard[1], SPC_CARDMODE, SPC_REC_STD_SINGLE);
spcm_dwSetParam_i32 (hCard[1], SPC_CLOCKMODE, SPC_CM_SHDIRECT);
spcm_dwSetParam_i32 (hCard[1], SPC_SAMPLERATE, MEGA(1));
spcm_dwSetParam_i32 (hCard[1], SPC_TRIG_ORMASK, SPC_TM_MASK Ext0);
spcm_dwSetParam_i32 (hCard[1], SPC_TRIG Ext0_MODE, SPC_TM_POS);

// now start the generator card (sync!) first and then the acquisition card
spcm_dwSetParam_i32 (hSync, SPC_TIMEOUT, 1000);
spcm_dwSetParam_i32 (hSync, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER);

// start first acquisition
spcm_dwSetParam_i32 (hCard[1], SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_CARD_WAITREADY);

// process data

// start next acquisition
spcm_dwSetParam_i32 (hCard[1], SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_CARD_WAITREADY);

// process data
```

**Error Handling**

The Star-Hub error handling is similar to the card error handling and uses the function spcm_dwGetErrorInfo_i32. Please see the example in the card error handling chapter to see how the error handling is done.
Option Remote Server

Introduction

Using the Spectrum Remote Server (order code -SPc-RServer) it is possible to access the M2i/M3i/M4i/M4x/M2p card(s) installed in one PC (server) from another PC (client) via local area network (LAN), similar to using a digitizerNETBOX or generatorNETBOX.

It is possible to use different operating systems on both server and client. For example the Remote Server is running on a Linux system and the client is accessing them from a Windows system.

The Remote Server software requires, that the option „-SPc-RServer” is installed on at least one card installed within the server side PC. You can either check this with the Control Center in the "Installed Card features" node or by reading out the feature register, as described in the „Installed features and options“ passage, earlier in this manual.

To run the Remote Server software, it is required to have least version 3.18 of the Spectrum SPCM driver installed. Additionally at least on one card in the server PC the feature flag SPCM_FEAT_REMOTESERVER must be set.

Installing and starting the Remote Server

Windows

Windows users find the Control Center installer on the USB-Stick under „Install\win\spcm_remote_install.exe“.

After the installation has finished there will be a new start menu entry in the Folder "Spectrum GmbH" to start the Remote Server. To start the Remote Server automatically after login, just copy this shortcut to the Autostart directory.

Linux

Linux users find the versions of the installer for the different StdC libraries under under /Install/linux/spcm_control_center/ as RPM packages.

To start the Remote Server type *spcm_remote_server* (without quotation marks). To start the Remote Server automatically after login, add the following line to the .bashrc or .profile file (depending on the used Linux distribution) in the user’s home directory:

```
spcm_remote_server&
```

Detecting the digitizerNETBOX

Before accessing the digitizerNETBOX/generatorNETBOX one has to determine the IP address of the digitizerNETBOX/generatorNETBOX. Normally that can be done using one of the two methods described below:

Discovery Function

The digitizerNETBOX/generatorNETBOX responds to the VISA described Discovery function. The next chapter will show how to install and use the Spectrum control center to execute the discovery function and to find the Spectrum hardware. As the discovery function is a standard feature of all LXI devices there are other software packages that can find the digitizerNETBOX/generatorNETBOX using the discovery function:

- Spectrum control center [limited to Spectrum remote products]
- free LXI System Discovery Tool from the LXI consortium [www.lxistandard.org]
- Measurement and Automation Explorer from National Instruments (NI MAX)
- Keysight Connection Expert from Keysight Technologies
Additionally the discovery procedure can also be started from one's own specific application:

```c
#define TIMEOUT_DISCOVERY 5000 // timeout value in ms
const uint32 dwMaxNumRemoteCards = 50;
char* pszVisa[dwMaxNumRemoteCards] = { NULL };
char* pszIdn[dwMaxNumRemoteCards] = { NULL };
const uint32 dwMaxIdnStringLength = 256;
const uint32 dwMaxVisaStringLength = 50;

// allocate memory for string list
for (uint32 i = 0; i < dwMaxNumRemoteCards; i++)
{
    pszVisa[i] = new char [dwMaxVisaStringLength];
    pszIdn[i] = new char [dwMaxIdnStringLength];
    memset (pszVisa[i], 0, dwMaxVisaStringLength);
    memset (pszIdn[i], 0, dwMaxIdnStringLength);
}

// first make discovery - check if there are any LXI compatible remote devices
dwError = spcm_dwDiscovery ((char**)pszVisa, dwMaxNumRemoteCards, dwMaxVisaStringLength, TIMEOUT_DISCOVERY);

// second: check from which manufacturer the devices are
spcm_dwSendIDNRequest ((char**)pszIdn, dwMaxNumRemoteCards, dwMaxIdnStringLength);

// Use the VISA strings of these devices with Spectrum as manufacturer
// for accessing remote devices without previous knowledge of their IP address
```

### Finding the digitizerNETBOX/generatorNETBOX in the network

As the digitizerNETBOX/generatorNETBOX is a standard network device it has its own IP address and host name and can be found in the computer network. The standard host name consist of the model type and the serial number of the digitizerNETBOX/generatorNETBOX. The serial number is also found on the type plate on the back of the digitizerNETBOX/generatorNETBOX chassis.

As default DHCP (IPv4) will be used and an IP address will be automatically set. In case no DHCP server is found, an IP will be obtained using the AutoIP feature. This will lead to an IPv4 address of 169.254.x.y (with x and y being assigned to a free IP in the network) using a subnet mask of 255.255.0.0.

The default IP setup can also be restored, by using the „LAN Reset“ button on the device.

If a fixed IP address should be used instead, the parameters need to be set according to the current LAN requirements.

### Windows 7, Windows 8, Windows 10

Under Windows 7, Windows 8 and Windows 10 the digitizerNETBOX and generatorNETBOX devices are listed under the „other devices“ tree with their given host name.

A right click on the digitizerNETBOX or generatorNETBOX device opens the properties window where you find further information on the device including the IP address.

From here it is possible to go the website of the device where all necessary information are found to access the device from software.
Troubleshooting

If the above methods do not work please try one of the following steps:

- Ask your network administrator for the IP address of the digitizerNETBOX/generatorNETBOX and access it directly over the IP address.
- Check your local firewall whether it allows access to the device and whether it allows to access the ports listed in the technical data section.
- Check with your network administrator whether the subnet, the device and the ports that are listed in the technical data section are accessible from your system due to company security settings.

Accessing remote cards

To detect remote card(s) from the client PC, start the Spectrum Control Center on the client and click "Netbox Discovery". All discovered cards will be listed under the "Remote" node.

Using remote cards instead of using local ones is as easy as using a digitizerNETBOX and only requires a few lines of code to be changed compared to using local cards.

Instead of opening two locally installed cards like this:

```c
hDrv0 = spcm_hOpen("/dev/spcm0"); // open local card spcm0
hDrv1 = spcm_hOpen("/dev/spcm1"); // open local card spcm1
```

one would call spcm_hOpen() with a VISA string as a parameter instead:

```c
hDrv0 = spcm_hOpen("TCPIP::192.168.1.2::inst0::INSTR"); // open card spcm0 on a Remote Server PC
hDrv1 = spcm_hOpen("TCPIP::192.168.1.2::inst1::INSTR"); // open card spcm1 on a Remote Server PC
```

to open cards on the Remote Server PC with the IP address 192.168.1.2. The driver will take care of all the network communication.
Appendix

Error Codes

The following error codes could occur when a driver function has been called. Please check carefully the allowed setup for the register and change the settings to run the program.

<table>
<thead>
<tr>
<th>error name</th>
<th>value (hex)</th>
<th>value (dec.)</th>
<th>error description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ERR_OK</td>
<td>0h</td>
<td>0</td>
<td>Execution OK, no error.</td>
</tr>
<tr>
<td>ERR_INIT</td>
<td>1h</td>
<td>1</td>
<td>An error occurred when initializing the given card. Either the card has already been opened by another process or an hardware error occurred.</td>
</tr>
<tr>
<td>ERR_TYP</td>
<td>3h</td>
<td>3</td>
<td>Initialization only. The type of board is unknown. This is a critical error. Please check whether the board is correctly plugged in the slot and whether you have the latest driver version.</td>
</tr>
<tr>
<td>ERR_FNCNOTSUPPORTED</td>
<td>4h</td>
<td>4</td>
<td>This function is not supported by the hardware version.</td>
</tr>
<tr>
<td>ERR_BRDREMAP</td>
<td>5h</td>
<td>5</td>
<td>The board index re map table in the registry is wrong. Either delete this table or check carefully for double values.</td>
</tr>
<tr>
<td>ERR_KERNELVERSION</td>
<td>6h</td>
<td>6</td>
<td>The version of the kernel driver is not matching the version of the DLL. Please do a complete re-installation of the hardware driver. This error normally only occurs if someone copies the driver library and the kernel driver manually.</td>
</tr>
<tr>
<td>ERR_HWDRIVERVERSION</td>
<td>7h</td>
<td>7</td>
<td>The hardware needs a newer driver version to run properly. Please install the driver that was delivered together with the card.</td>
</tr>
<tr>
<td>ERR_ADRRANGE</td>
<td>8h</td>
<td>8</td>
<td>One of the address ranges is disabled [fatal error], can only occur under Linux.</td>
</tr>
<tr>
<td>ERR_INVALIDHANDLE</td>
<td>9h</td>
<td>9</td>
<td>The used handle is not valid.</td>
</tr>
<tr>
<td>ERR_BOARDNOTFOUND</td>
<td>Ah</td>
<td>10</td>
<td>A card with the given name has not been found.</td>
</tr>
<tr>
<td>ERR_BOARDINUSE</td>
<td>Bh</td>
<td>11</td>
<td>A card with given name is already in use by another application.</td>
</tr>
<tr>
<td>ERR_EXPHW64BITADR</td>
<td>Ch</td>
<td>12</td>
<td>Express hardware version not able to handle 64 bit addressing -&gt; update needed.</td>
</tr>
<tr>
<td>ERR_FWVERSION</td>
<td>Dh</td>
<td>13</td>
<td>Firmware versions of synchronized cards or for this driver do not match -&gt; update needed.</td>
</tr>
<tr>
<td>ERR_SYNCPROTOCOL</td>
<td>Eh</td>
<td>14</td>
<td>Synchronization protocol versions of synchronized cards do not match -&gt; update needed.</td>
</tr>
<tr>
<td>ERR_LASTERR</td>
<td>10h</td>
<td>16</td>
<td>Old error waiting to be read. Please read the full error information before proceeding. The driver is locked until the error information has been read.</td>
</tr>
<tr>
<td>ERR_BOARDINUSE</td>
<td>11h</td>
<td>17</td>
<td>Board is already used by another application. It is not possible to use one hardware from two different programs at the same time.</td>
</tr>
<tr>
<td>ERR_ABORT</td>
<td>20h</td>
<td>32</td>
<td>Abort of wait function. This return value just tells that the function has been aborted from another thread. The driver library is not locked if this error occurs.</td>
</tr>
<tr>
<td>ERR_BOARDLOCKED</td>
<td>30h</td>
<td>48</td>
<td>The card is already in access and therefore locked by another process. It is not possible to access one card through multiple processes. Only one process can access a specific card at the time.</td>
</tr>
<tr>
<td>ERR_DEVICE_MAPPING</td>
<td>32h</td>
<td>50</td>
<td>The device is mapped to an invalid device. The device mapping can be accessed via the Control Center.</td>
</tr>
<tr>
<td>ERR_NETWORKSETUP</td>
<td>40h</td>
<td>64</td>
<td>The network setup of a digitizerNETBOX has failed.</td>
</tr>
<tr>
<td>ERR_NETWORKTRANSFER</td>
<td>41h</td>
<td>65</td>
<td>The network data transfer from/to a digitizerNETBOX has failed.</td>
</tr>
<tr>
<td>ERR_FPPWRECYCLE</td>
<td>42h</td>
<td>66</td>
<td>Power cycle [PC off/on] is needed to update the card's firmware (a simple OS reboot is not sufficient)</td>
</tr>
<tr>
<td>ERR_NETWORKTIMEOUT</td>
<td>43h</td>
<td>67</td>
<td>A network timeout has occurred.</td>
</tr>
<tr>
<td>ERR_BUFFERSIZE</td>
<td>44h</td>
<td>68</td>
<td>The buffer size is not sufficient [too small].</td>
</tr>
<tr>
<td>ERR_RESTRICTEDACCESS</td>
<td>45h</td>
<td>69</td>
<td>The access to the card has been intentionally restricted.</td>
</tr>
<tr>
<td>ERR_INVALIDPARAM</td>
<td>46h</td>
<td>70</td>
<td>An invalid parameter has been used for a certain function.</td>
</tr>
<tr>
<td>ERR_TEMPERATURE</td>
<td>47h</td>
<td>71</td>
<td>The temperature of at least one of the card's sensors measures a temperature, that is too high for the hardware.</td>
</tr>
<tr>
<td>ERR_REG</td>
<td>100h</td>
<td>256</td>
<td>The register is not valid for this type of board.</td>
</tr>
<tr>
<td>ERR_VALUE</td>
<td>101h</td>
<td>257</td>
<td>The value for this register is not in a valid range. The allowed values and ranges are listed in the board specific documentation.</td>
</tr>
<tr>
<td>ERR_FEATURE</td>
<td>102h</td>
<td>258</td>
<td>Feature [option] is not installed on this board. It's not possible to access this feature if it's not installed.</td>
</tr>
<tr>
<td>ERR_SEQUENCE</td>
<td>103h</td>
<td>259</td>
<td>Command sequence is not allowed. Please check the manual carefully to see which command sequences are possible.</td>
</tr>
<tr>
<td>ERR_READABORT</td>
<td>104h</td>
<td>260</td>
<td>Data read is not allowed after aborting the data acquisition.</td>
</tr>
<tr>
<td>ERR_NOACCESS</td>
<td>105h</td>
<td>261</td>
<td>Access to this register is denied. This register is not accessible for users.</td>
</tr>
<tr>
<td>ERR_NOACCESS</td>
<td>105h</td>
<td>261</td>
<td>Access to this register is denied. This register is not accessible for users.</td>
</tr>
<tr>
<td>ERR_TIMEOUT</td>
<td>106h</td>
<td>262</td>
<td>A timeout occurred while waiting for an interrupt. This error does not lock the driver.</td>
</tr>
<tr>
<td>ERR_CALLTYPE</td>
<td>107h</td>
<td>263</td>
<td>A timeout occurred while waiting for an interrupt. This error does not lock the driver.</td>
</tr>
<tr>
<td>ERR_EXCEEDSINT32</td>
<td>109h</td>
<td>265</td>
<td>The return value is int32 but the software register exceeds the 32 bit integer range. Use double int32 or int64 accesses instead, to get correct return values.</td>
</tr>
<tr>
<td>ERR_NOWRITEALLOWED</td>
<td>10Ah</td>
<td>266</td>
<td>The register that should be written is a read-only register. No write accesses are allowed.</td>
</tr>
<tr>
<td>ERR_SETUP</td>
<td>108h</td>
<td>267</td>
<td>The programmed setup for the card is not valid. The error register will show you which settings generates the error message. This error is returned if the card is started or the setup is written.</td>
</tr>
<tr>
<td>ERR_CLOCKNOTLOCKED</td>
<td>10Ch</td>
<td>268</td>
<td>Synchronization to external clock failed. no signal connected or signal not stable. Please check external clock or try to use a different sampling clock to make the PLL locking easier.</td>
</tr>
<tr>
<td>ERR_MEMINIT</td>
<td>10Dh</td>
<td>269</td>
<td>On-board memory initialization error. Power cycle the PC and try another PCIs slot (if possible). In case that the error persists, please contact Spectrum support for further assistance.</td>
</tr>
<tr>
<td>ERR_POWERERROR</td>
<td>10Eh</td>
<td>270</td>
<td>Onboard power supply error. Power cycle the PC and try another PCIs slot (if possible). In case that the error persists, please contact Spectrum support for further assistance.</td>
</tr>
<tr>
<td>ERR_ADCCOMMUNICATION</td>
<td>10Fh</td>
<td>271</td>
<td>Communication with ADC failed. Over cycle the PC and try another PCIs slot (if possible). In case that the error persists, please contact Spectrum support for further assistance.</td>
</tr>
<tr>
<td>ERR_CHANNEL</td>
<td>110h</td>
<td>272</td>
<td>The channel number may not be accessed on the board. Either it is not a valid channel number or the channel is not accessible due to system state (e.g. Only channel 0 is accessible in interlace mode)</td>
</tr>
<tr>
<td>ERR_NOTIFYFSIZE</td>
<td>111h</td>
<td>273</td>
<td>The notify size of the last spcm_dwDeferredTransfer call is not valid. The notify size must be a multiple of the page size of 4096. For data transfer it may also be a fraction of 4k in the range of 0, 16, 32, 64, 128, 256, 512, 1k or 2k. For ABA and timestamp the notify size can be 2k as a minimum.</td>
</tr>
<tr>
<td>ERR_RUNNING</td>
<td>120h</td>
<td>288</td>
<td>The board is still running, this function is not available now or this register is not accessible now.</td>
</tr>
<tr>
<td>ERR_ADJUST</td>
<td>130h</td>
<td>304</td>
<td>Automatic card calibration has reported an error. Please check the card inputs.</td>
</tr>
<tr>
<td>ERR_PRETRIGGERIEN</td>
<td>140h</td>
<td>320</td>
<td>The calculated pretrigger size (resulting from the user defined pretrigger values) exceeds the allowed limit.</td>
</tr>
<tr>
<td>ERR_DIRMISMATCH</td>
<td>141h</td>
<td>321</td>
<td>The direction of card and memory transfer mismatch. In normal operation mode it is not possible to transfer data from PC memory to card or if the card is an acquisition card nor is it possible to transfer data from card to PC memory if the card is a generation card.</td>
</tr>
<tr>
<td>ERR_POSTERCDSEGMENT</td>
<td>142h</td>
<td>322</td>
<td>The posttrigger value exceeds the programmed segment size in multiple recording/ABA mode. A delay of the multiple recording segments is only possible by using the delay trigger.</td>
</tr>
<tr>
<td>ERR_SEGMENTMINMEM</td>
<td>143h</td>
<td>323</td>
<td>Memsize is not a multiple of segment size when using Multiple Recording/Replay or ABA mode. The programmed segment size must match the programmed memory size.</td>
</tr>
<tr>
<td>ERR_MULTIPLEPW</td>
<td>144h</td>
<td>324</td>
<td>Multiple pulswidth counters used but card only supports one at the time.</td>
</tr>
</tbody>
</table>
Appendix Error Codes

You will also find additional help and information in our knowledge base available on our website:

Temperature sensors

The M4i/M4x card series has integrated temperature sensors that allow to read out different internal temperatures. These functions are also available for the internal M4i cards inside the digitizerNETBOX and generatorNETBOX series. In here the temperature can be read out for every internal card separately.

Temperature read-out registers

Up to three different temperature sensors can be read-out for each M4i and M4x card. Depending on the specific card type not all of these temperature sensors are used. The temperature can be read in different temperature scales at any time:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_MON_TK_BASE_CTRL</td>
<td>500022</td>
<td>read</td>
<td>Base card temperature in Kelvin</td>
</tr>
<tr>
<td>SPC_MON_TK_MODULE_0</td>
<td>500023</td>
<td>read</td>
<td>Module temperature 0 in Kelvin</td>
</tr>
<tr>
<td>SPC_MON_TK_MODULE_1</td>
<td>500024</td>
<td>read</td>
<td>Module temperature 1 in Kelvin</td>
</tr>
<tr>
<td>SPC_MON_TC_BASE_CTRL</td>
<td>500025</td>
<td>read</td>
<td>Base card temperature in degrees Celsius</td>
</tr>
<tr>
<td>SPC_MON_TC_MODULE_0</td>
<td>500026</td>
<td>read</td>
<td>Module temperature 0 in degrees Celsius</td>
</tr>
<tr>
<td>SPC_MON_TC_MODULE_1</td>
<td>500027</td>
<td>read</td>
<td>Module temperature 1 in degrees Celsius</td>
</tr>
<tr>
<td>SPC_MON_TF_BASE_CTRL</td>
<td>500028</td>
<td>read</td>
<td>Base card temperature in degrees Fahrenheit</td>
</tr>
<tr>
<td>SPC_MON_TF_MODULE_0</td>
<td>500029</td>
<td>read</td>
<td>Module temperature 0 in degrees Fahrenheit</td>
</tr>
<tr>
<td>SPC_MON_TF_MODULE_1</td>
<td>500030</td>
<td>read</td>
<td>Module temperature 1 in degrees Fahrenheit</td>
</tr>
</tbody>
</table>

Temperature hints

- Monitoring of the temperature figures is recommended for environments where the operating temperature can reach or even exceed the specified operating temperature. Please see technical data section for specified operating temperatures.
- The temperature sensors can be used to optimize the system cooling.

77xx temperatures and limits

The following description shows the meaning of each temperature figure on the 77xx series and also gives maximum ratings that should not be exceeded. All figures given in degrees Celsius:

<table>
<thead>
<tr>
<th>Sensor Name</th>
<th>Sensor Location</th>
<th>Typical figure at 25°C environment temperature</th>
<th>Maximum temperature</th>
</tr>
</thead>
<tbody>
<tr>
<td>BASE_CTRL</td>
<td>Inside FPGA</td>
<td>50°C ±5°C</td>
<td>80°C</td>
</tr>
<tr>
<td>MODULE_0</td>
<td>not used</td>
<td>n.a.</td>
<td>n.a.</td>
</tr>
<tr>
<td>MODULE_1</td>
<td>FrontEnd</td>
<td>60°C ±5°C</td>
<td>90°C</td>
</tr>
</tbody>
</table>
Details on M4i/M4x cards status LED

Every M4i card has a two-color status LED mounted within the multi-purpose I/O connector field on the card bracket.

The same two-color LED is located on the bracket of the M4x cards as well.

This chapter explains the different color codes and offers some possible solutions in case of an error condition.

<table>
<thead>
<tr>
<th>Condition</th>
<th>LED color</th>
<th>Status</th>
<th>Solution</th>
</tr>
</thead>
<tbody>
<tr>
<td>Off</td>
<td>Off</td>
<td>Card not powered</td>
<td>Power on the PC.</td>
</tr>
<tr>
<td>Error</td>
<td>Fast blinking (approx. 4 Hz): red - green - red - green ...</td>
<td>Power supply error</td>
<td>Restart the PC. In case that the error persists, please contact Spectrum support for further assistance.</td>
</tr>
<tr>
<td></td>
<td>Blinking: red - off - red - off ...</td>
<td>Power supply error</td>
<td>Restart the PC. In case that the error persists, please contact Spectrum support for further assistance.</td>
</tr>
<tr>
<td></td>
<td>Strobed blinking: long red - short off - short red - short off ...</td>
<td>Over temperature error</td>
<td>Power down the PC, let the card cool down and restart the system. Please make sure that you have a proper cooling fan installed to supply the M4i card in the PCIe slot with a constant airflow.</td>
</tr>
</tbody>
</table>
|           | Slow blinking (approx. 1 Hz): red - green - red - green ... | PCI Express link training has not finished | 1) Power down the PC, unplug and re-plug the card to verify that there is a proper contact between the card and the slot.  
2) Try another PCI Express slot, maybe the currently used one is not properly working.  
3) In case that this error is occurring after a firmware update or of the above steps did not help, please contact Spectrum support for assistance on how to boot the card’s golden recovery image. |
| O.K.      | Static: green | Card is ready for operation (at full PCIe speed) | A full speed PCIe link has been established (PCIe x8, Gen 2) and the card is ready for operation. |
|           | Slow blinking (approx. 1 Hz): green - off - green - off ... | Indicator mode on (at full PCIe speed) | To ease the identification of a specific card in a multi-card system without un-installing the card if it is possible to activate the card identification status by software. This mode changes the static "Ready for Operation" green into a blinking state. |
|           | Static: green & red (yellow) | Card is ready for operation (at reduced PCIe speed) | A reduced speed PCIe link has been established either with less than all of the possible 8 lanes and/or the card is installed in a PCIe Gen 1 slot. The card is ready for operation, but the data transfer throughput over the PCIe Express bus is reduced.  
For getting the highest PCIe performance please consult your PC’s or motherboard’s manual for details on the PCI Express slots of your system. |
|           | Slow blinking (approx. 1 Hz): yellow - off - yellow - off ... | Indicator mode on (at reduced PCIe speed) | To ease the identification of a specific card in a multi-card system without un-installing the card it is possible to activate the card identification status by software. This mode changes the static "Ready for Operation" yellow into a blinking state. |

Turning on card identification LED

To enable/disable the cards LED indicator mode or to read out the current setting, please use the following register:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPC_CARDIDENTIFICATION</td>
<td>201500</td>
<td>read/write</td>
<td>Writing a ‘1’ turns on the LED card indicator mode, writing a ‘0’ turns off the LED indicator mode.</td>
</tr>
</tbody>
</table>

The default for the card identification register is the OFF state.
Pin assignment of the digital VHDCI connector

The 68 pin VHDCI multipin connector is the main connector for all of Spectrum’s fast digital boards. The pinning is designed for standard SCSI cables where pin 1 is twisted with pin 35, pin 2 with pin 36 and so on. Please note that there are also cables on the market that have the twisted pair between pin 1 with pin 2, pin 35 with pin 36 and so on. These cables are not recommended for usage as this will result in increased crosstalk and decreased signal quality.

Pin Assignment for 32 channel single-ended version

<table>
<thead>
<tr>
<th>Connector A</th>
<th>Connector B</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1</td>
<td>B1</td>
</tr>
<tr>
<td>DD</td>
<td>D16</td>
</tr>
<tr>
<td>A2</td>
<td>D17</td>
</tr>
<tr>
<td>D1</td>
<td>B35</td>
</tr>
<tr>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>A3</td>
<td>D3</td>
</tr>
<tr>
<td>GND</td>
<td>B37</td>
</tr>
<tr>
<td>A4</td>
<td>D4</td>
</tr>
<tr>
<td>GND</td>
<td>B38</td>
</tr>
<tr>
<td>A5</td>
<td>D5</td>
</tr>
<tr>
<td>GND</td>
<td>B39</td>
</tr>
<tr>
<td>A6</td>
<td>D6</td>
</tr>
<tr>
<td>GND</td>
<td>B40</td>
</tr>
<tr>
<td>A7</td>
<td>D7</td>
</tr>
<tr>
<td>GND</td>
<td>B41</td>
</tr>
<tr>
<td>A8</td>
<td>D8</td>
</tr>
<tr>
<td>GND</td>
<td>B42</td>
</tr>
<tr>
<td>A9</td>
<td>D9</td>
</tr>
<tr>
<td>GND</td>
<td>B43</td>
</tr>
<tr>
<td>A10</td>
<td>D10</td>
</tr>
<tr>
<td>GND</td>
<td>B44</td>
</tr>
<tr>
<td>A11</td>
<td>D11</td>
</tr>
<tr>
<td>GND</td>
<td>B45</td>
</tr>
<tr>
<td>A12</td>
<td>D12</td>
</tr>
<tr>
<td>GND</td>
<td>B46</td>
</tr>
<tr>
<td>A13</td>
<td>D13</td>
</tr>
<tr>
<td>GND</td>
<td>B47</td>
</tr>
<tr>
<td>A14</td>
<td>D14</td>
</tr>
<tr>
<td>GND</td>
<td>B48</td>
</tr>
<tr>
<td>A15</td>
<td>D15</td>
</tr>
<tr>
<td>GND</td>
<td>B49</td>
</tr>
<tr>
<td>A16</td>
<td>D16</td>
</tr>
<tr>
<td>GND</td>
<td>B50</td>
</tr>
<tr>
<td>A17</td>
<td>D17</td>
</tr>
<tr>
<td>GND</td>
<td>B51</td>
</tr>
<tr>
<td>A18</td>
<td>D18</td>
</tr>
<tr>
<td>GND</td>
<td>B52</td>
</tr>
<tr>
<td>A19</td>
<td>D19</td>
</tr>
<tr>
<td>GND</td>
<td>B53</td>
</tr>
<tr>
<td>A20</td>
<td>D20</td>
</tr>
<tr>
<td>GND</td>
<td>B54</td>
</tr>
<tr>
<td>A21</td>
<td>D21</td>
</tr>
<tr>
<td>GND</td>
<td>B55</td>
</tr>
<tr>
<td>A22</td>
<td>D22</td>
</tr>
<tr>
<td>GND</td>
<td>B56</td>
</tr>
<tr>
<td>A23</td>
<td>D23</td>
</tr>
<tr>
<td>GND</td>
<td>B57</td>
</tr>
<tr>
<td>A24</td>
<td>D24</td>
</tr>
<tr>
<td>GND</td>
<td>B58</td>
</tr>
<tr>
<td>A25</td>
<td>D25</td>
</tr>
<tr>
<td>GND</td>
<td>B59</td>
</tr>
<tr>
<td>A26</td>
<td>D26</td>
</tr>
<tr>
<td>GND</td>
<td>B60</td>
</tr>
<tr>
<td>A27</td>
<td>D27</td>
</tr>
<tr>
<td>Strobe</td>
<td>B61</td>
</tr>
<tr>
<td>A28</td>
<td>Power²</td>
</tr>
<tr>
<td>TrigIn</td>
<td>B62</td>
</tr>
<tr>
<td>Power²</td>
<td>RFU1</td>
</tr>
<tr>
<td>Power²</td>
<td>RFU1</td>
</tr>
<tr>
<td>A29</td>
<td>Power²</td>
</tr>
<tr>
<td>Power²</td>
<td>RFU1</td>
</tr>
<tr>
<td>A30</td>
<td>Power²</td>
</tr>
<tr>
<td>Power²</td>
<td>RFU1</td>
</tr>
<tr>
<td>A31</td>
<td>GND</td>
</tr>
<tr>
<td>GND</td>
<td>RFU1</td>
</tr>
<tr>
<td>GND</td>
<td>RFU1</td>
</tr>
<tr>
<td>GND</td>
<td>RFU1</td>
</tr>
<tr>
<td>A32</td>
<td>ClkOut</td>
</tr>
<tr>
<td>A66</td>
<td></td>
</tr>
<tr>
<td>A33</td>
<td>GND</td>
</tr>
<tr>
<td>A34</td>
<td>ClkInDC+</td>
</tr>
<tr>
<td>A35</td>
<td>GND</td>
</tr>
<tr>
<td>A36</td>
<td>GND</td>
</tr>
<tr>
<td>A37</td>
<td>GND</td>
</tr>
<tr>
<td>A38</td>
<td>GND</td>
</tr>
<tr>
<td>A39</td>
<td>GND</td>
</tr>
<tr>
<td>A40</td>
<td>GND</td>
</tr>
<tr>
<td>A41</td>
<td>GND</td>
</tr>
<tr>
<td>A42</td>
<td>GND</td>
</tr>
<tr>
<td>A43</td>
<td>GND</td>
</tr>
<tr>
<td>A44</td>
<td>GND</td>
</tr>
<tr>
<td>A45</td>
<td>GND</td>
</tr>
<tr>
<td>A46</td>
<td>GND</td>
</tr>
<tr>
<td>A47</td>
<td>GND</td>
</tr>
<tr>
<td>A48</td>
<td>GND</td>
</tr>
<tr>
<td>A49</td>
<td>GND</td>
</tr>
<tr>
<td>A50</td>
<td>GND</td>
</tr>
<tr>
<td>A51</td>
<td>GND</td>
</tr>
<tr>
<td>A52</td>
<td>GND</td>
</tr>
<tr>
<td>A53</td>
<td>GND</td>
</tr>
<tr>
<td>A54</td>
<td>GND</td>
</tr>
<tr>
<td>A55</td>
<td>GND</td>
</tr>
<tr>
<td>A56</td>
<td>GND</td>
</tr>
<tr>
<td>A57</td>
<td>GND</td>
</tr>
<tr>
<td>A58</td>
<td>GND</td>
</tr>
<tr>
<td>A59</td>
<td>GND</td>
</tr>
<tr>
<td>A60</td>
<td>GND</td>
</tr>
<tr>
<td>A61</td>
<td>GND</td>
</tr>
<tr>
<td>A62</td>
<td>GND</td>
</tr>
<tr>
<td>A63</td>
<td>GND</td>
</tr>
<tr>
<td>A64</td>
<td>GND</td>
</tr>
<tr>
<td>A65</td>
<td>GND</td>
</tr>
<tr>
<td>A66</td>
<td>GND</td>
</tr>
<tr>
<td>A67</td>
<td>GND</td>
</tr>
<tr>
<td>A68</td>
<td>GND</td>
</tr>
</tbody>
</table>

2 3.3V, max 500 mA combined

1 : Reserved for future use: do not connect
Pin Assignment for 32 channel differential (LVDS) version

<table>
<thead>
<tr>
<th>Connector A</th>
<th>Connector B</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1 D0+</td>
<td>B1 D16+</td>
</tr>
<tr>
<td>A2 D1+</td>
<td>B2 D17+</td>
</tr>
<tr>
<td>A3 GND</td>
<td>B3 GND</td>
</tr>
<tr>
<td>A4 D2+</td>
<td>B4 D18+</td>
</tr>
<tr>
<td>A5 D3+</td>
<td>B5 D19+</td>
</tr>
<tr>
<td>A6 GND</td>
<td>B6 GND</td>
</tr>
<tr>
<td>A7 D4+</td>
<td>B7 D20+</td>
</tr>
<tr>
<td>A8 D5+</td>
<td>B8 D21+</td>
</tr>
<tr>
<td>A9 GND</td>
<td>B9 GND</td>
</tr>
<tr>
<td>A10 GND</td>
<td>B10 D22+</td>
</tr>
<tr>
<td>A11 GND</td>
<td>B11 D23+</td>
</tr>
<tr>
<td>A12 GND</td>
<td>B12 GND</td>
</tr>
<tr>
<td>A13 D8+</td>
<td>B13 D24+</td>
</tr>
<tr>
<td>A14 D9+</td>
<td>B14 D25+</td>
</tr>
<tr>
<td>A15 GND</td>
<td>B15 GND</td>
</tr>
<tr>
<td>A16 D10+</td>
<td>B16 D26+</td>
</tr>
<tr>
<td>A17 D11+</td>
<td>B17 D27+</td>
</tr>
<tr>
<td>A18 GND</td>
<td>B18 GND</td>
</tr>
<tr>
<td>A19 D12+</td>
<td>B19 D28+</td>
</tr>
<tr>
<td>A20 D13+</td>
<td>B20 D29+</td>
</tr>
<tr>
<td>A21 GND</td>
<td>B21 GND</td>
</tr>
<tr>
<td>A22 D14+</td>
<td>B22 D30+</td>
</tr>
<tr>
<td>A23 D15+</td>
<td>B23 D31+</td>
</tr>
<tr>
<td>A24 GND</td>
<td>B24 GND</td>
</tr>
<tr>
<td>A25 GND</td>
<td>B25 X0ln+</td>
</tr>
<tr>
<td>A26 X0ln-</td>
<td>B26 X0ln-</td>
</tr>
<tr>
<td>A27 Strobe+</td>
<td>B27 X1ln+</td>
</tr>
<tr>
<td>A28 Power+</td>
<td>B28 RU1+</td>
</tr>
<tr>
<td>A29 Power+</td>
<td>B29 RU1+</td>
</tr>
<tr>
<td>A30 Power+</td>
<td>B30 RU1+</td>
</tr>
<tr>
<td>A31 GND</td>
<td>B31 GND</td>
</tr>
<tr>
<td>A32 ClkOut+</td>
<td>B32 XToOut+</td>
</tr>
<tr>
<td>A33 GND</td>
<td>B33 GND</td>
</tr>
<tr>
<td>A34 ClkIn-DC+</td>
<td>B34 ClkIn-DC+</td>
</tr>
</tbody>
</table>

2 3.3V, max 500 mA combined

1: Reserved for future use: do not connect
Continuous memory for increased data transfer rate

The continuous memory buffer has been added to the driver version 1.36. The continuous buffer is not available in older driver versions. Please update to the latest driver if you wish to use this function.

Background

All modern operating systems use a very complex memory management strategy that strictly separates between physical memory, kernel memory and user memory. The memory management is based on memory pages (normally 4 kByte = 4096 Bytes). All software only sees virtual memory that is translated into physical memory addresses by a memory management unit based on the mentioned pages.

This will lead to the circumstance that although a user program allocated a larger memory block (as an example 1 MByte) and it sees the whole 1 MByte as a virtually continuous memory area this memory is physically located as spread 4 kByte pages all over the physical memory. No problem for the user program as the memory management unit will simply translate the virtual continuous addresses to the physically spread pages totally transparent for the user program.

When using this virtual memory for a DMA transfer things become more complicated. The DMA engine of any hardware can only access physical addresses. As a result the DMA engine has to access each 4 kByte page separately. This is done through the Scatter-Gather list. This list is simply a linked list of the physical page addresses which represent the user buffer. All translation and setup of the Scatter-Gather list is done inside the driver without being seen by the user. Although the Scatter-Gather DMA transfer is an advanced and powerful technology it has one disadvantage: For each transferred memory page of data it is necessary to also load one Scatter-Gather entry (which is 16 bytes on 32 bit systems and 32 bytes on 64 bit systems). The little overhead to transfer (16/32 bytes in relation to 4096 bytes, being less than one percent) isn’t critical but the fact that the continuous data transfer on the bus is broken up every 4096 bytes and some different addresses have to be accessed slow things down.

The solution is very simple: everything works faster if the user buffer is not only virtually continuous but also physically continuous. Unfortunately it is not possible to get a physically continuous buffer for a user program. Therefore the kernel driver has to do the job and the user program simply has to read out the address and the length of this continuous buffer. This is done with the function spcm_dwGetContBuf as already mentioned in the general driver description. The desired length of the continuous buffer has to be programmed to the kernel driver for load time and is done different on the different operating systems. Please see the following chapters for more details.

Next we’ll see some measuring results of the data transfer rate with/without continuous buffer. You will find more results on different motherboards and systems in the application note number 6 „Bus Transfer Speed Details“. Also with newer M4i/M4x/M2p cards the gain in speed is not as impressive, as it is for older cards, but can be useful in certain applications and settings. As this is also system dependent, your improvements may vary.
Continuous memory for increased data transfer rate

### Bus Transfer Speed Details (M2i/M3i cards in an example system)

<table>
<thead>
<tr>
<th>Mode</th>
<th>PCI 33 MHz slot</th>
<th>PCI-X 66 MHz slot</th>
<th>PCI Express x1 slot</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>read</td>
<td>write</td>
<td>read</td>
</tr>
<tr>
<td>User buffer</td>
<td>109 MB/s</td>
<td>107 MB/s</td>
<td>195 MB/s</td>
</tr>
<tr>
<td>Continuous kernel buffer</td>
<td>125 MB/s</td>
<td>122 MB/s</td>
<td>248 MB/s</td>
</tr>
<tr>
<td>Speed advantage</td>
<td>13%</td>
<td>14%</td>
<td>27%</td>
</tr>
</tbody>
</table>

### Bus Transfer Standard Read/Write Transfer Speed Details (M4i.44xx card in an example system)

<table>
<thead>
<tr>
<th>Mode</th>
<th>Notifysize 16 kbyte</th>
<th>Notifysize 64 kbyte</th>
<th>Notifysize 512 kbyte</th>
<th>Notifysize 2048 kbyte</th>
<th>Notifysize 4096 kbyte</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>read</td>
<td>write</td>
<td>read</td>
<td>write</td>
<td>read</td>
</tr>
<tr>
<td>User buffer</td>
<td>243 MB/s</td>
<td>132 MB/s</td>
<td>793 MB/s</td>
<td>464 MB/s</td>
<td>2271 MB/s</td>
</tr>
<tr>
<td>Continuous kernel buffer</td>
<td>229 MB/s</td>
<td>133 MB/s</td>
<td>788 MB/s</td>
<td>457 MB/s</td>
<td>2270 MB/s</td>
</tr>
<tr>
<td>Speed advantage</td>
<td>-11.6%</td>
<td>+0.7%</td>
<td>-0.6%</td>
<td>-1.5%</td>
<td>0%</td>
</tr>
</tbody>
</table>

### Bus Transfer FIFO Read Transfer Speed Details (M4i.44xx card in an example system)

<table>
<thead>
<tr>
<th>Mode</th>
<th>Notifysize 4 kbyte</th>
<th>Notifysize 8 kbyte</th>
<th>Notifysize 16 kbyte</th>
<th>Notifysize 32 kbyte</th>
<th>Notifysize 64 kbyte</th>
<th>Notifysize 256 kbyte</th>
<th>Notifysize 1024 kbyte</th>
<th>Notifysize 4096 kbyte</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>FIFO read</td>
<td>FIFO read</td>
<td>FIFO read</td>
<td>FIFO read</td>
<td>FIFO read</td>
<td>FIFO read</td>
<td>FIFO read</td>
<td>FIFO read</td>
</tr>
<tr>
<td>User buffer</td>
<td>455 MB/s</td>
<td>858 MB/s</td>
<td>1794 MB/s</td>
<td>1767 MB/s</td>
<td>2005 MB/s</td>
<td>3315 MB/s</td>
<td>3335 MB/s</td>
<td>3335 MB/s</td>
</tr>
<tr>
<td>Continuous kernel buffer</td>
<td>520 MB/s</td>
<td>832 MB/s</td>
<td>1767 MB/s</td>
<td>1767 MB/s</td>
<td>2005 MB/s</td>
<td>3315 MB/s</td>
<td>3335 MB/s</td>
<td>3335 MB/s</td>
</tr>
<tr>
<td>Speed advantage</td>
<td>-18.6%</td>
<td>-22.9%</td>
<td>-15.5%</td>
<td>-20.0%</td>
<td>-3.5%</td>
<td>0%</td>
<td>0.6%</td>
<td>1.7%</td>
</tr>
</tbody>
</table>

### Bus Transfer FIFO Read Transfer Speed Details (M2p.5942 card in an example system)

<table>
<thead>
<tr>
<th>Mode</th>
<th>Notifysize 4 kbyte</th>
<th>Notifysize 8 kbyte</th>
<th>Notifysize 16 kbyte</th>
<th>Notifysize 32 kbyte</th>
<th>Notifysize 64 kbyte</th>
<th>Notifysize 256 kbyte</th>
<th>Notifysize 1024 kbyte</th>
<th>Notifysize 4096 kbyte</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>FIFO read</td>
<td>FIFO read</td>
<td>FIFO read</td>
<td>FIFO read</td>
<td>FIFO read</td>
<td>FIFO read</td>
<td>FIFO read</td>
<td>FIFO read</td>
</tr>
<tr>
<td>User buffer</td>
<td>282 MB/s</td>
<td>462 MB/s</td>
<td>597 MB/s</td>
<td>800 MB/s</td>
<td>800 MB/s</td>
<td>799 MB/s</td>
<td>799 MB/s</td>
<td>799 MB/s</td>
</tr>
<tr>
<td>Continuous kernel buffer</td>
<td>279 MB/s</td>
<td>590 MB/s</td>
<td>577 MB/s</td>
<td>800 MB/s</td>
<td>800 MB/s</td>
<td>799 MB/s</td>
<td>799 MB/s</td>
<td>799 MB/s</td>
</tr>
<tr>
<td>Speed advantage</td>
<td>-11.1%</td>
<td>+27.7%</td>
<td>-3.4%</td>
<td>+4.0%</td>
<td>+0.0%</td>
<td>0%</td>
<td>+0.1%</td>
<td>+0.7%</td>
</tr>
</tbody>
</table>

### Setup on Linux systems

On Linux systems the continuous buffer setting is done via the command line argument contmem_mb when loading the kernel driver module:

```
inmod spcm.ko contmem_mb=4
```

As memory allocation is organized completely different compared to Windows the amount of data that is available for a continuous DMA buffer is unfortunately limited to a maximum of 8 MByte. On most systems it will even be only 4 MBytes.

### Setup on Windows systems

The continuous buffer settings is done with the Spectrum Control Center using a setup located on the „Support” page. Please fill in the desired continuous buffer settings as MByte. After setting up the value the system needs to be restarted as the allocation of the buffer is done during system boot time.

If the system cannot allocate the amount of memory it will divide the desired memory by two and try again. This will continue until the system can allocate a continuous buffer. Please note that this try and error routine will need several seconds for each failed allocation try during boot up procedure. During these tries the system will look like being crashed. It is then recommended to change the buffer settings to a smaller value to avoid the long waiting time during boot up.

Continuous buffer settings should not exceed 1/4 of system memory. During tests the maximum amount that could be allocated was 384 MByte of continuous buffer on a system with 4 GByte memory installed.
Continuous memory for increased data transfer rate

Usage of the buffer
The usage of the continuous memory is very simple. It is just necessary to read the start address of the continuous memory from the driver and use this address instead of a self allocated user buffer for data transfer.

Function spcm_dwGetContBuf
This function reads out the internal continuous memory buffer (in bytes) if one has been allocated. If no buffer has been allocated the function returns a size of zero and a NULL pointer.

Function spcm_dwGetContBuf_i64

```c
uint32 _stdcall spcm_dwGetContBuf_i64 ( // Return value is an error code
drv_handle hDevice,                // handle to an already opened device
dwBufType,              // type of the buffer to read as listed above under SPCM_BUF_XXXX
void** ppvDataBuffer,          // address of available data buffer
pqwContBufLen);             // length of available continuous buffer
```

Function spcm_dwGetContBuf_i64m

```c
uint32 _stdcall spcm_dwGetContBuf_i64m ( // Return value is an error code
drv_handle hDevice,                // handle to an already opened device
dwBufType,              // type of the buffer to read as listed above under SPCM_BUF_XXXX
void** ppvDataBuffer,          // address of available data buffer
pdwContBufLenH,         // high part of length of available continuous buffer
pdwContBufLenL);        // low part of length of available continuous buffer
```

Please note that it is not possible to free the continuous memory for the user application.

Example
The following example shows a simple standard single mode data acquisition setup (for a card with 12/14/16 bit per resolution one sample equals 2 bytes) with the read out of data afterwards. To keep this example simple there is no error checking implemented.

```c
int32 lMemsize = 16384;                                                // recording length is set to 16 kSamples

spcm_dwSetParam_i64 (hDrv, SPC_CHANABLE, CHANNEL0);                    // only one channel activated
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_SINGLE);          // set the standard single recording mode
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, lMemsize);                     // recording length in samples
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 8192);                     // samples to acquire after trigger = 8k

// now we start the acquisition and wait for the interrupt that signalizes the end
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_CARD_WAITREADY);

// we now try to use a continuous buffer for data transfer or allocate our own buffer in case there’s none

// read out the data
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, 0, pvData, 0, 2 * lMemsize);

// ... Use the data here for analysis/calculation/storage

// delete our own buffer in case we have created one
vFreeMemPageAligned (pvData, lMemsize * 2);
```