

MI.72xx

digital pattern generator with programmable logic levels for PCI bus

> Hardware Manual Driver Manual

English version

May 24, 2018

(c) SPECTRUM INSTRUMENTATION GMBH

AHRENSFELDER WEG 13-17, 22927 GROSSHANSDORF, GERMANY

SBench, digitizerNETBOX and generatorNETBOX are registered trademarks of Spectrum Instrumentation GmbH.

Microsoft, Visual C++, Visual Basic, Windows, Windows 98, Windows NT, Windows 2000, Windows XP, Windows Vista, Windows 7, Windows 8, Windows 10 and Windows Server are trademarks/registered trademarks of Microsoft Corporation.

LabVIEW, DASYLab, Diadem and LabWindows/CVI are trademarks/registered trademarks of National Instruments Corporation.

MATLAB is a trademark/registered trademark of The Mathworks, Inc.

Delphi and C++Builder are trademarks or registered trademarks of Embarcadero Technologies, Inc.

Keysight VEE, VEE Pro and VEE OneLab are trademarks/registered trademarks of Keysight Technologies, Inc.

FlexPro is a registered trademark of Weisang GmbH & Co. KG.

PCIe, PCI Express, PCI-X and PCI-SIG are trademarks of PCI-SIG.

PICMG and CompactPCI are trademarks of the PCI Industrial Computation Manufacturers Group.

PXI is a trademark of the PXI Systems Alliance.

LXI is a registered trademark of the LXI Consortium.

IVI is a registered trademark of the IVI Foundation

Oracle and Java are registered trademarks of Oracle and/or its affiliates.

Intel and Intel Xeon are trademarks and/or registered trademarks of Intel Corporation.

AMD and Opteron are trademarks and/or registered trademarks of Advanced Micro Devices.

NVIDIA, CUDA, GeForce, Quadro and Tesla are trademarks and/or registered trademarks of NVIDIA Corporation.

Introduction	
Preface	
General Information	
Different models of the MI.72xx series	
Additional options	
Extra I/O (Option -XMF)	
Extra I/O (Option -XIO)	
Starhub	
The Spectrum type plate	
Hardware information	
Block diagram	
Order information	13
Hardware Installation	
System Requirements	
Warnings	
ESD Precautions	
Cooling Precautions	
Sources of noise	
Installing the board in the system	
Installing a single MI.721x board without any options	
Installing a single MI.722x board without any options	
Installing a board with extra I/O (Option -XMF)	
Installing multiple boards synchronized by starhub	
Installing multiple synchronized boards	
Software Driver Installation	
Interrupt Sharing	18
Important Notes on Driver Version 4.00	18
Windows XP 32/64 Bit	
Installation	
Version control	
Driver - Update	
Windows Vista/7 32/64 Bit	
Installation	
Version control	
Driver - Update Windows NT / Windows 2000 32 Bit	
Installation	
Adding boards to the Windows NT / Windows 2000 driver	ZJ
Driver - Update	
Important Notes on Driver Version 4.00	
Linux	
Overview	
Installation with Udev support	
Installation without Udev support	
Software	
Software Overview	
C/C++ Driver Interface	
Header files	
Microsoft Visual C++	
Borland C++ Builder	
Linux Gnu C	
Other Windows C/C++ compilers	
National Instruments LabWindows/CVI	
Driver functions	
Delphi (Pascal) Programming Interface	
Type definition	
Include Driver	
Driver functions	
Visual Basic Programming Interface	
Include Driver	
Visual Basic Examples	
VISUAI Basic Examples	
Driver functions	

Programming the Board	
Overview	
Register tables	
Programming examples	
Error handling	
Initialization	
Starting the automatic initialization routine	
PCI Register	
Hardware version	
Date of production	
Serial number	
Maximum possible sample rate	
Installed memory	
Installed features and options	
Used interrupt line	38
Used type of driver	
Powerdown and reset	
Digital Outputs	
Channel Selection	
Important note on channels selection	
Setting up the bitmask	
Setting up the outputs	
Programming the output levels	
Single-ended outputs	
Single-ended outputs	
Programming the behavior after replay	
Reading the output status register	
General information	
Important Note on reading out the status register	
Example program	
Standard generation modes	46
General description	
Singleshot mode	
Continuous Mode	
Posttrigger Mode	
Programming	
Partitioning the memory	
Starting without interrupt (classic mode)	
Starting with interrupt driven mode	
Data organization	
Writing data with SpcSetData	
Sample format	50
FIFO Mode	
Overview	
General Information	
Background FIFO Write	
Speed Limitations	
Programming	
Software Buffers	
Buffer processing	
FIFO mode	
Example FIFO generation mode	
Data organization	
Sample format	
•	
Clock generation	
Overview	
Internally generated sample rate	
Standard internal sample rate	
Using plain quartz without PLL	
External clocking	
Direct external clock	
External clock with divider	
Trigger modes and appendant registers	
General Description	
Software trigger	
External TTL trigger	
Edge triggers	
	01

Multiple Replay	
Output modes	
Standard Mode	
FIFO Mode	
Trigger modes	
Gated Replay	
Output modes	
Standard Mode	
FIFO Mode	
Trigger modes	
General information and trigger delay	
Alignement samples per channel	
Number of samples on gate signal	
Allowed trigger modes	
Example program	67
Option Extra I/O	68
Digital I/Os	
Channel direction	
Transfer Data	
Analog Outputs	
Programming example	69
Synchronization (Option)	
The different synchronization options	
Synchronization with option cascading	
Synchronization with option starhub	
The setup order for the different synchronization options	
Setup Order for use with standard (non FIFO) mode and equally clocked boards	
Setup synchronization for use with FIFO mode and equally clocked boards	
Additions for synchronizing different boards	
Additions for equal boards with different sample rates	
Resulting delays using different boards or speeds	
Appendix	80
Error Codes	
Pin assignment of the multipin connector	
Extra I/O with external connector(Option -XMF)	
Main digital outputs	
Pin assignment of the multipin cable	
IDC footprints	
Pin assignment of the internal multipin connector	
Extra I/O with internal connector (Option -XIO)	83

Preface

This manual provides detailed information on the hardware features of your Spectrum instrumentation board. This information includes technical data, specifications, block diagram and a connector description.

In addition, this guide takes you through the process of installing your board and also describes the installation of the delivered driver package for each operating system.

Finally this manual provides you with the complete software information of the board and the related driver. The reader of this manual will be able to integrate the board in any PC system with one of the supported bus and operating systems.

Please note that this manual provides no description for specific driver parts such as those for LabVIEW or MATLAB. These drivers are provided by special order.

For any new information on the board as well as new available options or memory upgrades please contact our website www.spectrum-instrumentation.com. You will also find the current driver package with the latest bug fixes and new features on our site.



Please read this manual carefully before you install any hardware or software. Spectrum is not responsible for any hardware failures resulting from incorrect usage.

General Information

The MI.72xx pattern generator series gives the user the possibility to generate digital data with a wide range of output levels.

The MI.72xx pattern generator series gives the user the possibility to generate digital data with a wide range of output levels. For every 4 bit the LOW and HIGH levels can be programmed from -2.0 V up to +10.0 V. Even at high speeds you are not limited concerning the maximum output swing. This enables the user to drive devices of nearly any logic family, like ECL, PECL, TTL, LVDS, LVTTL, CMOS or LVCMOS. The potentially necessary differential signals are generated in hardware, so that only one data bit is used for each pair of differential signals. All outputs can be separately disabled allowing the easy connection with digital acquisition boards and the adaption to a wide range of test setups. This is mostly usefull if devices with I/O pins are tested.


The internal standard synchronisation bus allows synchronisation of several MI.xxxx boards. Therefore the MI.72xx board can be used as an enlargement to any digital or analog board.

Application examples: Production test, Burn-in test, Laborytory purposes, Pattern generator, Semiconductor development, ATE.


Different models of the MI.72xx series

The following overwiew shows the different available models of the MI.72xx series. They differ in the number of mounted generation modules and the number of available channels. You can also see the model dependent allocation of the output connectors.


• MI.7210




• MI.7211



• MI.7220



• MI.7221




Additional options

Extra I/O (Option -XMF)

With this simple-to-use enhancement it is possible to control a wide range of external instruments or other equipment. Therefore you have 24 digital I/O and the 4 analog outputs available.

The asynchronous I/Os of the extra I/O option are useful if an external amplifier should be controlled, any kind of signal source must be programmed, an antenna must be adjusted, a status information from external machine has to be obtained or different test signals have to be routed to the board.



The additional inputs and outputs are mounted on an extra bracket. The figure shows the allocation of the two connectors.

The shown option is mounted exemplarily on a board with two modules. Of course you can also combine this option as well with a board that is equipped with only one module.

It is not possible to use this option together with the star hub or timestamp option, because there is just space for one piggyback module on the on-board expansion slot.


Extra I/O (Option -XIO)

With this simple-to-use enhancement it is possible to control a wide range of external instruments or other equipment. Therefore you have 16 digital I/O and the 4 analog outputs available.

The asynchronous I/Os of the extra I/O option are useful if an external amplifier should be controlled, any kind of signal source must be programmed, an antenna must be adjusted, a status information from external machine has to be obtained or different test signals have to be routed to the board.

The additional inputs and outputs

are not mounted on an extra



brakket, but are available on an internal connector. The figure shows the position of this connector on the bottom side of the extra I/O piggyback module.

The shown option is mounted exemplarily on a board with two modules. Of course you can also combine this option as well with a board that is equipped with only one module.


It is not possible to use this option together with the star hub or timestamp option, because there is just space for one piggyback module on the on-board expansion slot.

<u>Starhub</u>

The star hub module allows the synchronisation of up to 16 MI boards. It is possible to synchronise boards of the same type with each other as well as different types.

The module acts as a star hub for clock and trigger signals. Each board is connected with a small cable of the same length, even the master board. That minimises the clock skew between the different boards. The figure shows the piggyback module mounted on the base board schematically without any cables to achieve a better visibility.

Any board could be the clock master and the same or any other board




could be the trigger master. All trigger modes that are available on the master board are also available if the synchronisation star hub is used.

The cable connection of the boards is automatically recognised and checked by the driver at load time. So no care must be taken on how to cable the boards. The programming of the star hub is included in the standard board interface and consists of only 3 additional commands.

It is not possible to use this option together with the timestamp or extra I/O option, because the is just space for one piggyback module on the on-board expansion slot.

The Spectrum type plate




The Spectrum type plate, which consists of the following components, can be found on all of our boards.

- (1) The board type, consisting of the two letters describing the bus (in this case MI for the PCI bus) and the model number.
- (2) The size of the on-board installed memory in MSamples. In this example there are 8 MS (16 MByte) installed.
- (3) The serial number of your Spectrum board. Every board has a unique serial number.
- (4) The board revision, consisting of the base version and the module version.
- 5 A list of the installed options. A complete list of all available options is shown in the order information. In this example the options 'Multiple recording' and 'Extra I/O with external outputs' are installed.
- (6) The date of production, consisting of the calendar week and the year.

Please always supply us with the above information, especially the serial number in case of support request. That allows us to answer your questions as soon as possible. Thank you.

Hardware information

Block diagram



Technical Data

Internal samplerate	1 kS/s up to i	maximum (depend	ding on model)	Dimension	312 mm x 107 mm			
External samplerate	DC up to maximum (depending on model)			Width (MI.721x)	1 full size slot			
Clock input impedance	110 Ohm / 50 kOhm 15 pF			Width (MI.722x)	1 full size slot and 1 half size slot			
Trigger input impedance	110 Ohm / 50 kOhm 15 pF							
Output impedance	approximately 80 Ohm			Output connector	40 pole half pitch (Hirose FX2 series)			
Data signal level	programmable from -2.0 V up to +10.0 V with an accuracy of $\pm 10 \text{ mV}$		to +10.0 V	Power connector (MI.722x only)	soldered Y - cable with Molex 8981 (5,25" disc drive connector)			
Output swing	0.1 12.0 \	/						
	per pin	per nibble	per card	Operating temperature	0°C to 50°C			
Maxixmum output current	100 mA	200 mA	0.5 A (MI.721x only)	Storage temperature	-10°C to 70°C			
Input signal level (trigger, clock)				Humidity	10% to 90%			
Output signal level (trigger, clock)								
	1 MHz	40 MHz						
Rise time ^a	2.00 ns	2.25 ns						
Fall time ^a	2.00 ns	2.25 ns						
Multi: Trigger to 1st sample delay	fixed							
Multi: Recovery time	< 20 samples	(16 - 32 bit)						
	32 bit 16 b	it 8 bit						
Trigger accuracy (samples)	1 1	2						
a. Tested with full output swin	a. Tested with full output swing from -2.0 V to 10.0 V with no load							

 Trigger input:Standard TTL level
 Low: -0.5 > level < 0.8 V</td>
 Clock input: Standard TTL level
 Low: -0.5 V > level < 0.8 V</td>

 High: 2.0 V > level < 5.5 V</td>
 Trigger pulse must be valid ≥ 2 clock periods.
 Rising edge. Duty cycle: 50% ± 5%

 Trigger output
 Standard TTL, capable of driving 50 Ohm. Low < 0.4 V (@ 20 mA, max 46 mA)</td>
 Clock output
 Standard TTL, capable of driving 50 Ohm. Low < 0.4 V (@ -20 mA, max 48 mA)</td>

 One positive edge after the first internal trigger
 One positive edge after the first internal trigger
 High > 2.4 V (@ -20 mA, max -48 mA)

Power consumption (maximum value)		Full speed			Power down mode	
	+5 V (PCI Bus)	+12 V (PCI Bus)	+12 V (Connector)	+5 V (PCI Bus)	+12 V (PCI Bus)	+12 V (Connector)
MI.7210 (16 bit output @ 10 MS/s) ^a	1.5 A (7.5 W)	0.35 A (4.2 W)	-	1.3 A (6.5 W)	0,07 A (0.9 W)	-
MI.7211 (32 bit output @ 5 MS/s)ª	1.8 A (9.0 W)	0.40 A (4.8 W)	-	1.5 A (7.5 W)	0.15 A (1.8 W)	-
MI.7220 (16 bit output @ 40 MS/s) ^b	1.8 A (7.5 W)	0 A	1.8 A (21.6 W)	1.6 A (8.0 W)	0 A	0.2 A (2.4 W)
MI.7221 (32 bit output @ 40 MS/s) ^b	2.5 A (12.5 W)	0 A	3.6 A (43.2 W)	2.2 A (11.0 W)	0 A	0.5 A (4.8 W)

a. Tested with full output swing from -2.0 to 10.0 V with no load b. Tested with full output swing from -2.0 V to 10.0 V with 50 mA output current per pin

Order information

Order No	Description	Order No	Description
MI7210	MI.7210 with 16 MByte (128 MBit) memory, cables and drivers	MI7xxx-32M	Option: 32 MByte memory instead of 16 MByte standard mem
MI7211	MI.7211 with 16 MByte (128 MBit) memory, cables and drivers	MI7xxx-64M	Option: 64 MByte memory instead of 16 MByte standard mem
MI7220	MI.7220 with 16 MByte (128 MBit) memory, cables and drivers	MI7xxx-128M	Option: 128 MByte memory instead of 16 MByte standard mem
MI7221	MI.7221 with 16 MByte (128 MBit) memory, cables and drivers	MI7xxx-256M	Option: 256 MByte memory instead of 16 MByte standard mem
		MI7xxx-512M	Option: 512 MByte memory instead of 16 MByte standard mem
MI7xxx-smod	Star Hub: Synchronisation of 2 - 16 boards, one option per system	MI7xxx-up	Additional handling cost for later memory upgrade
Mlxxxx.xio	Extra I/O, internal connector: 16 DI/O, 4 Analog out	MI7xxx-mr	Option Multiple Replay: Memory segmentation
Mlxxxx-xmf	Extra I/O, external connector: 24 DI/O, 4 Analog out, incl. cable	MI7xxx-gs	Option Gated Replay: Gate signal controls replay
		MI7xxx-cs	Synchronisation of 2 - 4 boards, one option per system
MI72xx-dl	DASYLab driver for MI.72xx series		
MI72xx-hp	VEE driver for MI.72xx series		
MI72xx-lv	LabVIEW driver for MI.72xx series	Cab-d40-idc-100	Additional 40 pole flat ribbon cable with IDC socket connector, ca. 1 $\rm m$
MATLAB	MATLAB driver for all MI.xxxx, MC.xxxx and MX.xxxx series.	Cab-d40-d40-100	Additional 40 pole flat ribbon cable withFx2 connector, ca. 1 m

Hardware Installation

System Requirements

All Spectrum MI.xxxx instrumentation boards are compliant to the PCI standard and require in general one free full length slot. Depending on the installed options additional free slots can be necessary.

<u>Warnings</u>

ESD Precautions

The boards of the MI.xxxx series contain electronic components that can be damaged by electrostatic discharge (ESD).



Before installing the board in your system or even before touching it, it is absolutely necessary to bleed of any electrostatic electricity.

Cooling Precautions

The boards of the MLxxxx series operate with components having very high power consumption at high speeds. For this reason it is absolutely required to cool this board sufficiently. It is strongly recommended to install an additional cooling fan producing a stream of air across the boards surface. In most cases professional PC-systems are already equipped with sufficient cooling power. In that case please make sure that the air stream is not blocked.

During longer pauses between the single measurements the power down mode should be called to reduce the heat production.

Sources of noise

The boards of the MI.xxxx series should be placed far away from any noise producing source (like e.g. the power supply). It should especially be avoided to place the board in the slot directly adjacent to another fast board (like the graphics controller).

Installing the board in the system


Installing a single MI.721x board without any options


Before installing the board you first need to unscrew and remove the dedicated blind-bracket usually mounted to cover unused slots of your PC. Please keep the screw in reach to fasten your Spectrum board afterwards. All Spectrum boards require a full length PCI slot with a track at the backside to guide the board by it's retainer. Now insert the board slowly into your computer. This is done best with one hand each at both fronts of the board.



While inserting the board take care not to tilt the retainer in the track. Please be very carefully when inserting the board in the PCI slot, as most of the mainboards are mounted with spacers and therefore might be damaged if they are exposed to high preasure.

After the board's insertion fasten the screw of the bracket carefully, without overdoing.





Installing a single MI.722x board without any options


As the two boards MI.7220 and MI.7221 require the width of two slots you first need to unscrew and remove the dedicated blind-brackets usually mounted to cover unused slots of your PC before installing the board and the included ventilation bracket. Please keep the screws in reach to fasten your Spectrum board and the ventilation bracket afterwards. All Spectrum boards require a full length PCI slot with a track at


the backside to guide the board by it's retainer. Now insert the board slowly into your computer. This is done best with one hand each at both fronts of the board.

While inserting the board take care not to tilt the retainer in the track. Please be very carefully when inserting the board in the PCI slot, as most of the mainboards are mounted with spacers and therefore might be damaged if they are exposed to high preasure.

After the board's insertion the board needs to be connected to the power supply by its own power cable. The cable is assembled as a Ycable to enable to connect further MI.722x boards or other PC devices. As long as there are unused cables on your PC power supply we recommend to use a separate cable for every MI.722x board.

After the board's insertion fasten the screws of the board's bracket and the ventilation bracket carefully, without overdoing.





Installing a board with extra I/O (Option -XMF)

Before installing the board you first need to unscrew and remove the dedicated blind-brackets usually mounted to cover unused slots of your PC. Please keep the screws in reach to fasten your Spectrum board and the extra bracket afterwards. All Spectrum boards require a full length PCI slot with a track at the backside to guide the board by it's retainer. Now insert the board and the extra bracket slowly into your computer. This is done best with one hand each at both fronts of the board.


While inserting the board take care not to tilt the retainer in the track.




Please be very carefully when inserting the board in the PCI slot, as most of the mainboards are mounted with spacers and therefore might be damaged they are exposed to high preasure.



After the board's insertion fasten the screws of both brackets carefully, without overdoing. The figure shows an example of a board with two installed modules.





Installing multiple boards synchronized by starhub

Hooking up the boards


Before mounting several synchronized boards for a multi channel system into the PC you can hook up the boards with their synchronization cables first. If there is enough space in your computer's case (e.g. a big tower case) you can also mount the boards first and hook them up afterwards. Spectrum ships the boards together with the needed amount of synchronization cables. All of them are matched to the same length, to achieve a zero clock delay between the boards.

Only use the included flat ribbon cables.

All of the boards, including the board that carrys the starhub piggy-back module, must be wired to the starhub as the figure is showing exemplarily for three synchronized boards.

It does not matter which of the 16 connectors on the starhub module you use for which board. The software driver will detect the types and order of the synchronized boards automatically. The figure shows the three cables mounted next to each other only to achieve a better visibility.

As some of the synchronization cables are not secured against wrong plugging you should take care to have the pin 1 markers on the multiple connectors and the cable on the same side, as the figure on the right is showing.




Mounting the wired boards


Before installing the boards you first need to unscrew and remove the dedicated blind-brackets usually mounted to cover unused slots of your PC. Please keep the screws in reach to fasten your Spectrum boards afterwards. All Spectrum boards require a full length PCI slot with a track at the backside to guide the board by it's retainer. Now insert the board and the extra bracket slowly into your computer. This is done best with one hand each at both fronts of the board. Please keep in mind that the board carrying the starhub piggy-back module requires the width of two slots.

While inserting the boards take care not to tilt the retainers in the tracks.

Please be very carefully when inserting the boards in the PCI slots, as most of the mainboards are mounted with spacers and therefore might be damaged if they are exposed to high preasure.

After the boards insertion fasten the screws of all brackets carefully, without overdoing. The figure shows an example of three boards with two installed modules.





Installing multiple synchronized boards

Hooking up the boards

Before mounting several synchronized boards for a multi channel system into the PC you can hook up the boards with the synchronization cable first. If there is enough space in your computer's case (e.g. a big tower case) you can also mount the boards first and hook them up afterwards. Spectrum ships the boards together with the needed synchronization cable.

All of the possible four boards must be wired with the delivered synchronization cable. The figure is showing an example of three synchronized boards.

The outer boards have a soldered termination for the sync bus. These boards are marked with an additional sticker.

Only mount the cluster of synchronized boards in a row with the dedicated boards on the outer sides.

Mounting the wired boards


Before installing the boards you first need to unscrew and remove the dedicated blind-brackets usually mounted to cover unused slots of your PC. Please keep the screws in reach to fasten your Spectrum boards afterwards. All Spectrum boards require a full length PCI slot with a track at the backside to guide the board by it's retainer. Now insert the boards slowly into your computer. This is done best with one hand each at both fronts of the board.


While inserting the boards take care not to tilt the retainers in the tracks.



Please be very carefully when inserting the boards in the PCI slots, as most of the mainboards are mounted with spacers and therefore might be damaged if they are exposed to high preasure.

After the boards insertion fasten the screws of all brackets carefully, without overdoing. The figure shows an example of three boards with two installed modules.





Software Driver Installation

Before using the board a driver must be installed that matches the operating system. The installation is done in different ways depending on the used operating system. The driver that is on CD supports all boards of the MI, MC and MX series. That means that you can use the same driver for all boards of theses families.

Interrupt Sharing

This board uses a PCI interrupt for DMA data transfer and for controlling the FIFO mode. The used interrupt line is allocated by the PC BIOS at system start and is normally depending on the selected slot. Because there is only a limited number of interrupt lines available on the PCI bus it can happen that two or more boards must use the same interrupt line. This so called interrupt sharing must be supported by all drivers of the participating equipment.

Most available drivers and also the Spectrum driver for your board can manage interrupt sharing. But there are also some drivers on the market that can only use one interrupt exclusively. If this equipment shares an interrupt with the Spectrum board, the system will hang up if the second driver is loaded (the time is depending on the operating system).

If this happens it is necessary to reconfigure the system in that way that the critical equipment has an exclusive access to an interrupt.

On most systems the BIOS shows a list of all installed PCI boards with their allocated interrupt lines directly after system start. You have to check whether an interrupt line is shared between two boards. Some BIOS allow the manual allocation of interrupt lines. Have a look in your mainboard manual for further information on this topic.

Because normally the interrupt line is fixed for one PCI slot it is simply necessary to use another slot for the critical board to force a new interrupt allocation. You have to search a configuration where all critical boards have only exclusive access to one interrupt.

Depending on the system, using the Spectrum board with a shared interrupt may degrade performance a little. Each interrupt needs to be checked by two drivers. For this reason when using time critical FIFO mode even the Spectrum board should have an exclusively access to one interrupt line.

Important Notes on Driver Version 4.00

With Windows driver version V4.00 and later the support for Windows 64 bit versions was added for MI, MC and MX series cards. This required an internal change such that Windows 98, Windows ME, and Windows 2000 versions are no longer compatible with the WDM driver version.



Windows 98 and Windows ME should use the latest 3.39 driver version (delivered on CD revision 3.06), because with driver version V4.00 on these two operating systems are no longer supported.

Windows 2000 users can alternatively change from the existing WDM driver to the Windows NT legacy driver, which is still supported by Spectrum.



Because changing from one driver model (WDM) to another (NT legacy) might result in conflicts please contact Spectrum prior to the update.

Windows XP 32/64 Bit

Installation

When installing the board in a Windows XP system the Spectrum board will be recognized automatically on the next start-up.

The system offers the direct installation of a driver for the board.

Do not let Windows automatically search for the best driver, because sometimes the driver will not be found on the CD. Please take the option of choosing a manual installation path instead.



Allow Windows XP to search for the most suitable driver in a specific directory. Select the CD that was delivered with the board as installation source. The driver files are located on CD in the directory

\Driver\win32\winxp_vista_7 for Windows Vista/7 (for 32 Bit) or

\Driver\win64\winxp_vista_7 for Windows Vista/7 (for 64 Bit)

ound New Hardware Wizard
Please choose your search and installation options.
Use the check boxes below to limit or expand the default search, which includes local paths and removable media. The best driver found will be installed.
Search removable media (floppy, CD-ROM)
Include this location in the search:
D:\Driver\Win98_2k_XP Browse
O Don't search. I will choose the driver to install.
Choose this option to select the device driver from a list. Windows does not guarantee that the driver you choose will be the best match for your hardware.
< <u>₿</u> ack <u>N</u> ext> Cancel

Completing the Found New

Hardware Wizard The wizard has finished installing the software for

MI.3020

Click Finish to close the wizard


< Back Finish Cancel

Found New Hardware Wi


The hardware assistant shows you the exact board type that has been found like the MI.3020 in the example. Older boards (before june 2004) show "Spectrum Board" instead.

The drivers can be used directly after installation. It is not necessary to restart the system. The installed drivers are linked in the device manager.

Below you'll see how to examine the driver version and how to update the driver with a newer version.



If you want to check which driver version is installed in the system this can be easily done in the device manager. Therefore please start the device manager from the control panel and show the properties of the installed driver.



On the property page Windows XP shows the date and the version of the installed driver.

After clicking the driver details button the detailed version information of the driver is shown. In the case of a support question this information must be presented together with the board's serial number to the support team to help finding a fast solution.

Driver - Update

If a new driver version should be installed no Spectrum board is allowed to be in use by any software. So please stop and exit all software that could access the boards.

A new driver version is directly installed from the device manager. Therefore please open the properties page of the driver as shown in the section before. As next step click on the update driver button and follow the steps of the driver installation in a similar way to the previous board and driver installation.


Please select the path where the new driver version was unzipped to. If you've got the new driver version on CD please select the proper path on the CD containing the new driver version:

 $\label{eq:linear} $$ $ Virial Viria$


\Driver\win64\winxp_vista_7 for Windows Vista/7 (for 64 Bit)

The new driver version can be used directly after installation without restarting the system. Please keep in mind to update the driver of all installed Spectrum boards.









Windows Vista/7 32/64 Bit


<u>Installation</u>

When installing the card in a Windows Vista or Windows 7 system, it might be recognized automatically on the next start-up. The system tries at first to automatically search and install the drivers from the Microsoft homepage.

This mechanism will fail at first for the "PCI Device" device, because the Spectrum drivers are not available via Microsoft, so simply close the dialog. This message can be safely ignored.

Afterwards open the device manager from the Windows control panel, as shown on the right.

Find the above mentioned "PCI Device", right-click and select "Update Driver Software..."



Do not let Windows Vista/7 automatically search the for the best driver, because it will search the internet and not find a proper driver. Please take the option of browsing the computer manually for the driver software instead. Allow Windows Vista/7 to search for the most suitable driver in a specific directory.


•	Search automatically for updated driver software Windows will search your computer and the Internet for the latest driver software for your device, unless you've disabled this feature in your device installation settings.
•	Browse my computer for driver software Locate and install driver software manually.

Now simply select the root folder of the CD that was delivered with the board as installation source and enable the "Include subfolders" option.

Alternatively you can browse to the installtions folders. The driver files are located on CD in the directory

\Driver\win32\winxp_vista_7 for Windows Vista/7 (for 32 Bit) or

\Driver\win64\winxp_vista_7 for Windows Vista/7 (for 64 Bit)



On the upcoming Windows security dialog select install. To prevent Windows Vista/7 to always ask this question for future updates, you can optionally select to always trust software from Spctrum.

The hardware assistant then shows you the exact board type that has been found like the MI.3120 in the example.

The drivers can be used directly after installation. It is not necessary to restart the system. The installed drivers are linked in the device manager.


Below you'll see how to examine the driver version and how to update the driver with a newer version.

Windows Security	
Would you like to install this device software?	
Name: Spectrum GmbH Spectrum Drivers Publisher: Spectrum Systementwicklung Microelectr	on
Always trust software from "Spectrum Systementwicklung Microelectron".	Install Don't Install
You should only install driver software from publishers you to install?	trust. How can I decide which device software is safe

Windows has succ	essfully updated your driv	ver software	
Windows has finished in	nstalling the driver software for thi	s device:	
MI.3120			


Version control

If you want to check which driver version is installed in the system this can be easily done in the device manager. Therefore please start the device manager from the control panel and show the properties of the installed driver.



On the property page Windows Vista/7 shows the date and the version of the installed driver.

After clicking the driver details button the detailed version information of the driver is shown. In the case of a support question this information must be presented together with the board's serial number to the support team to help finding a fast solution.




Driver - Update

The driver update under Windows Vista/7 is exact the same procedure as the initial instal-

lation. Please follow the steps above, starting from the device manager, select the Spectrum card to be updated, right-click and select "Update Driver Software..." and follow the steps above.

Windows NT / Windows 2000 32 Bit

<u>Installation</u>



Under Windows NT and Windows 2000 the Spectrum driver must be installed manually. The driver is found on CD in the directory \Driver\win32\winnt. Please start the "winNTDrv_Install.exe" program. The installation is performed totally automatically, simply click on the "Next" button. After installtion the system must be rebooted once (see picture on the right



side). The driver is install to support one PCI/PXI or CompactPCI device. If more boards are installed in the system the configuration of the driver has to be changed. Please see the following chapter for this topic.

Adding boards to the Windows NT / Windows 2000 driver

Driver Configura	ation	<u>×</u>
Board Number:	1/1	
Туре:	PCI Board	
Baseaddress:	None	Apply changes
Memory installed:	None	
Interrupt Channel:	None	Delete board
Options:	None 🔹 🕨	OK Cancel

The Windows NT lagacy driver must be configured by the Driver Configuration utility to support more than one board. The Driver Configuration utility is automatically installed with the driver. The Utility can be found in the start menu as "DrvConfig".



To add a new card please follow these steps:

- Increase the board number on top of the screen by pressing the right button
- Change the board type from "Not Installed" to "PCI Board
- Press the "Apply changes" button
- Press the "OK" button
- Restart the system

Driver - Update

If a new driver version should be installed no Spectrum board is allowed to be in use by any software. So please stop and exit all software that could access the boards.

When updating a system please simply execute the setup file of the new driver version. Afterwards the system has to be rebooted. The driver configuration is not changed.

Important Notes on Driver Version 4.00

With Windows driver version V4.00 and later the support for Windows 64 bit versions was added for MI, MC and MX series cards. This required an internal change such that Windows 98, Windows ME, and Windows 2000 versions are no longer compatible with the WDM driver version.

Because changing from one driver model (WDM) to another (NT legacy) might result in conflicts please contact Spectrum prior to the update.

Linux

The Spectrum boards are delivered with drivers for linux. It is necessary to install them manually following the steps explained afterwards. The linux drivers can be found on CD in the directory /Driver/linux. As linux is an open source operating system there are several distributions in use world-wide that are compiled with different kernel settings. As we are not able to install and maintain hundreds of different distributions and versions we had to focus on some common used linux distributions.

However if your distribution does not work with one of these pre-compiled kernel modules or you have a specialized kernel installed (like a SMP kernel) you can get the linux driver sources directly from us. With this sources it's no problem to compile and use the linux driver on your system. Please contact your local distributor to get the sources. The Spectrum linux drivers are compatible with kernel versions 2.4, 2.6, 3.x and 4.x.

On this CD you'll find pre-compiled linux kernel modules for the following versions

Distribution	Kernel Version	Processor	Width	Distribution	Kernel Version	Processor	Width
Suse 9.3	2.6.11	single and smp	32 bit	Fedora Core 3	2.6.9	single and smp	32 bit
Suse 10.0	2.6.13	single only	32 bit and 64 bit	Fedora Core 4	2.6.11	single and smp	32 bit
Suse 10.1	2.6.16	single only	32 bit and 64 bit	Fedora Core 5	2.6.15	single and smp	32 bit and 64 bit
Suse 10.2	2.6.18	single and smp	32 bit and 64 bit	Fedora Core 6	2.6.18	single and smp	32 bit and 64 bit
Suse 10.3	2.6.22	single and smp	32 bit and 64 bit	Fedora Core 7	2.6.21	single and smp	32 bit and 64 bit
Suse 11.0	2.6.25	single and smp	32 bit and 64 bit	Fedora 8	2.6.23	single and smp	32 bit and 64 bit
Suse 11.1	2.6.27	single and smp	32 bit and 64 bit	Fedora 9	2.6.25	single and smp	32 bit and 64 bit
Suse 11.2	2.6.31	single and smp	32 bit and 64 bit	Fedora 10	2.6.27	single and smp	32 bit and 64 bit
Suse 11.3	2.6.34	single and smp	32 bit and 64 bit	Fedora 11	2.6.29	single and smp	32 bit and 64 bit
Suse 11.4	2.6.38	single and smp	32 bit and 64 bit	Fedora 12	2.6.31	single and smp	32 bit and 64 bit
Suse 12.1	3.1	single and smp	32 bit and 64 bit	Fedora 13	2.6.33.3	single and smp	32 bit and 64 bit
Suse 12.2	3.4.6	single and smp	32 bit and 64 bit	Fedora 14	2.6.35.6	single and smp	32 bit and 64 bit
Suse 12.3	3.7.0	single and smp	32 bit and 64 bit	Fedora 15	2.6.38.6	single and smp	32 bit and 64 bit
Suse 13.1	3.11.6	single and smp	32 bit and 64 bit	Fedora 16	3.1	single and smp	32 bit and 64 bit
Suse 13.2	3.16.6	single and smp	32 bit and 64 bit	Fedora 17	3.3.4	single and smp	32 bit and 64 bit
Suse 42.1	4.1.12	single and smp	64 bit	Fedora 18	3.6.10	single and smp	32 bit and 64 bit
				Fedora 19	3.9.5	single and smp	32 bit and 64 bit
Debian Sarge	2.4.27	single	32 bit	Fedora 20	3.11.10	single and smp	32 bit and 64 bit
Debian Sarge	2.6.8	single	32 bit	Fedora 21	3.17.4	single and smp	32 bit and 64 bit
Debian Etch	2.6.18	single and smp	32 bit and 64 bit	Fedora 22	4.0.4	single and smp	32 bit and 64 bit
Debian Lenny	2.6.26	single and smp	32 bit and 64 bit	Fedora 23	4.2.3	single and smp	32 bit and 64 bit
Debian Squeeze	2.6.32	single and smp	32 bit and 64 bit	Fedora 24	4.5.5	single and smp	32 bit and 64 bit
Debian Wheezy	3.2.41	single and smp	32 bit and 64 bit				
Debian Jessie	3.16.7	single and smp	32 bit and 64 bit	Ubuntu 12.04 LTS	3.2	single and smp	32 bit and 64 bit
				Ubuntu 14.04 LTS	3.15.0	single and smp	32 bit and 64 bit
				Ubuntu 16.04 LTS	4.4.0	single and smp	32 bit and 64 bit

<u>64 bit</u>

The Spectrum Linux Drivers also run under 64 bit systems based on the AMD 64 bit architecture (AMD64). The Intel architecture (IA64) is not supported and has not been tested. All drivers, examples and programs need to be recompiled to run under 64 bit Linux. The 64 bit support is available starting with driver version 3.18. Due to the different pointer size two additional functions have been implemented that are described later on. All special functionality concerning 64 bit Linux support is marked with the logo seen on the right.



Installation with Udev support

Starting with driver version 3.21 build 1548 the driver natively supports udev. Once the driver is loaded it automatically generates the device nodes under /dev. The cards are automatically named to /dev/spc0, /dev/spc1, ... If udev is installed on your system the following two installtion steps are not necessary to be made manually. You may use all the standard naming and rules that are available with udev.

Login as root.

It is necessary to have the root rights for installing a driver.

Select the right driver from the CD.

Refer to the list shown above. If your distribution is not listed there please select the module that most closely matches your installed kernel version. Copy the driver kernel module spc.o from the CD directory to your hard disk. Be sure to use a hard disk directory that is a accessible by all users who should work with the board.

First time load of the driver

The linux driver is shipped as the loadable module spc.o. The driver includes all Spectrum PCI, PXI and CompactPCI boards. The boards are recognized automatically after driver loading.Load the driver with the insmod command:

```
linux:~ # insmod spc.o
```

linux:~ # insmod -f spc.o

If the kernel module could not be loaded in your linux installation it is necessary to compile the driver directly on your system. Please contactSpectrum to get the needed source files including the compilation description.

Depending on the used linux distribution the insmod command generates a message telling the driver version and the board types and serial numbers that have been found. If your distribution does not show this message it is possible to view them with the dmesg command:

```
linux:~ # dmesg
... some other stuff
spc driver version: 3.07 build 0
sp0: MI.3020 sn 01234
```

In the example we show you the output generated by a MI.3020. All other board types are similar to this output but showing the correct board type.

Driver info

Information about the installed boards could be found in the /proc/spectrum file. All PCI, PXI and CompactPCI boards show the basic information found in the EEProm there. This is an example output generated by a MI.3020:

```
linux:~ # cat /proc/spectrum
Spectrum driver information
Driver Version: 3.07 build 0
Board#0: MI.3020
serial number: 01234
production month: 05/2004
version: 9.6
samplerate: 100 MHz
installed memory: 16 MBytes
```

Automatic load of the driver

It is necessary to load the kernel driver module after each start of the system before using the boards. Therefore you may add the "insmod spc.o" command in one of the start-up files. Or you may load the kernel driver module manually whenever you need access to the board.

Installation without Udev support

<u>Login as root.</u>

It is necessary to have the root rights for installing a driver.

Select the right driver from the CD.

Refer to the list shown above. If your distribution is not listed there please select the module that most closely matches your installed kernel version. Copy the driver kernel module spc.o from the CD directory to your hard disk. Be sure to use a hard disk directory that is a accessible by all users who should work with the board.

First time load of the driver

The linux driver is shipped as the loadable module spc.o. The driver includes all Spectrum PCI, PXI and CompactPCI boards. The boards are recognized automatically after driver loading.Load the driver with the insmod command:

linux:~ # insmod spc.o

The insmod command may generate a warning that the driver module was compiled for another kernel version. In that case you may try to load the driver module with the force parameter and test the board very carefully.

linux:~ # insmod -f spc.o

If the kernel module could not be loaded in your linux installation it is necessary to compile the driver directly on your system. Please contactSpectrum to get the needed source files including the compilation description.

(c) Spectrum GmbH

Linux

Depending on the used linux distribution the insmod command generates a message telling the driver version and the board types and serial numbers that have been found. If your distribution does not show this message it is possible to view them with the dmesg command:

```
linux:~ # dmesg
... some other stuff
spc driver version: 3.07 build 0
sp0: MI.3020 sn 01234
```

In the example we show you the output generated by a MI.3020. All other board types are similar to this output but showing the correct board type.

Examine the major number of the driver

For accessing the device driver it is necessary to know the major number of the device. This number is listed in the /proc/devices list. The device driver is called "spec" in this list. Normally this number is 254 but this depends on the device drivers that have been installed before.

```
linux:~ # cat /proc/devices
Character devices:
...
171 ieee1394
180 usb
188 ttyUSB
254 spec
Block devices:
1 ramdisk
2 fd
...
```

Installing the device

You connect a device to the driver with the mknod command. The major number is the number of the driver as shown in the last step, the minor number is the index of the board starting with 0. This step must only be done once for the system where the boards are installed in. The device will remain in the file structure even if the board is de-installed from the system.

The following command makes a device for the first Spectrum board the driver has found:

linux:~ # mknod /dev/spc0 c 254 0

Make sure that the users who work with the driver have full rights access for the device. Therefore you should give all persons all rights to the device:

linux:~ # chmod a+w /dev/spc0

Now it is possible to access the board using this device.

Driver info

Information about the installed boards could be found in the /proc/spectrum file. All PCI, PXI and CompactPCI boards show the basic information found in the EEProm there. This is an example output generated by a MI.3020:

```
linux:~ # cat /proc/spectrum
Spectrum driver information
______
Driver Version: 3.07 build 0
Board#0: MI.3020
serial number: 01234
production month: 05/2004
version: 9.6
samplerate: 100 MHz
installed memory: 16 MBytes
```

Automatic load of the driver


It is necessary to load the kernel driver module after each start of the system before using the boards. Therefore you may add the "insmod spc.o" command in one of the start-up files. Or you may load the kernel driver module manually whenever you need access to the board.

<u>Software</u>

This chapter gives you an overview about the structure of the drivers and the software, where to find and how to use the examples. It detailed shows how the drivers are included under different programming languages and where the differences are when calling the driver functions from different programming languages.

This manual only shows the use of the standard driver API. For further information on programming drivers for third-party software like LabVIEW, MATLAB (and on request DASYLab or VEE) an additional manual can be found on the CD delivered with the card.

Software Overview



The Spectrum drivers offer you a common and fast API for using all of the board hardware features. This API is nearly the same on all operating systems. Based on this API one can write your own programs using any programming language that can access the driver API. This manual detailed describes the driver API allowing you to write your own programs.

The optional drivers for third-party products like LabVIEW or DASYLab are also based on this API. The special functionality of these drivers is not subject of this manual and is described on separate manuals delivered with the driver option.

C/C++ Driver Interface

C/C++ is the main programming language for which the drivers have been build up. Therefore the interface to C/C++ is the best match. All the small examples of the manual showing different parts of the hardware programming are done with C.

Header files

The basic task before using the driver is to include the header files that are delivered on CD together with the board. The header files are found in the directory /Driver/header_c. Please don't change them in any way because they are updated with each new driver version to include the new registers and new functionality.

dlltyp.h	Includes the platform specific definitions for data types and function declarations. All data types are based on this definitions. The use of this typ definition file allows the use of examples and programs on different platforms without changes to the program source.
regs.h	Defines all registers and commands which are used in the Spectrum driver for the different boards. The registers a board uses are described in the board spe- cific part of the documentation.
spectrum.h	Defines the functions of the driver. All definitions are taken from the file dlltyp.h. The functions itself are described below.
spcerr.h	Lists all and describes all error codes that can be given back by any of the driver functions. The error codes and their meaning are described in detail in the appendix of this manual.
errors.h	Only there for backward compatibility with older program versions. Please use spcerr.h instead.

Example for including the header files:

```
// ----- driver includes -----
#include "../c_header/dlltyp.h"
#include "../c_header/spectrum.h"
#include "../c_header/spcerr.h"
#include "../c_header/regs.h"
```

Microsoft Visual C++

Include Driver

The driver files can be easily included in Microsoft C++ by simply using the library file that is delivered together with the drivers. The library file can be found on the CD in the path /Examples/vc/c_header. Please include the library file Spectrum.lib in your Visual C++ project. All functions described below are now available in your program.

Examples

Examples can be found on CD in the path /Examples/vc. There is one subdirectory for each board family. You'll find board specific examples for that family there. The examples are bus type independent. As a result that means that the MI30xx directory contains examples for the MI.30xx, the MC.30xx and the MX.30xx families. The example directories contain a running project file for Microsoft Visual C++ that can be directly loaded and compiled.

There are also some more board independent examples in the directory MIxxxx. These examples show different aspects of the boards like programming options or synchronization and have to be combined with one of the board specific example.

Borland C++ Builder

Include Driver

The driver files can be easily included in Borland C++ Builder by simply using the library file that is delivered together with the drivers. The library file can be found on the CD in the path /Examples/vc/c_header. Please include the library file spclib_bcc.lib in your Borland C++ Builder project. All functions described below are now available in your program.

Examples

The Borland C++ Builder examples share the sources with the Visual C++ examples. Please see above chapter for a more detailed documentation of the examples. In each example directory are project files for Visual C++ as well as Borland C++ Builder.

Linux Gnu C

Include Driver

The interface of the linux drivers is a little bit different from the windows interface. To make the access easier and to have more similar examples we added an include file that re maps the standard driver functions to the linux specific functions. This include file is found in the path /Examples/linux/spcioctl.inc. All examples are based on this file.

Example for including Linux driver:

```
// ----- driver includes -----
#include "../c_header/dlltyp.h"
#include "../c_header/regs.h"
#include "../c_header/spcerr.h"
// ----- include the easy ioctl commands from the driver -----
#include "../c_header/spcioctl.inc"
```

Examples

Examples can be found on CD in the path /Examples/linux. There is one subdirectory for each board family. You'll find board specific examples for that family there. The examples are bus type independent. As a result that means that the MI30xx directory contains examples for the MI.30xx, the MC.30xx and the MX.30xx families. The examples are simple one file programs and can be compiled using the Gnu C compiler gcc. It's not necessary to use a makefile for them.

Other Windows C/C++ compilers

Include Driver

To access the driver, the driver functions must be loaded from the driver dll. This can be easily done by standard windows functions. There is one example in the directory /Examples/other that shows the process. After loading the functions from the dll one can proceed with the examples that are given for Microsoft Visual C++.

Example of function loading:

```
// definition of external function that has to be loaded from DLL
typedef int16 (SPCINITPCIBOARDS) (int16* pnCount, int16* pnPCIVersion);
typedef int16 (SPCSETPARAM) (int16 nNr, int32 lReg, int32 lValue);
                                          (int16 nNr, int32 lReg, int32* plValue);
typedef int16 (SPCGETPARAM)
SPCINITPCIBOARDS* pfnSpcInitPCIBoards;
SPCSETPARAM*
                      pfnSpcSetParam;
SPCGETPARAM*
                      pfnSpcGetParam;
// ----- Search for dll -----
hDLL = LoadLibrary ("spectrum.dll");
 / ----- Load functions from DLL -----
pfnSpcInitPCIBoards = (SPCINITPCIBOARDS*) GetProcAddress (hDLL, "SpcInitPCIBoards");
pfnSpcSetParam = (SPCSETPARAM*) GetProcAddress (hDLL, "SpcSetParam");
                                                     GetProcAddress (hDLL, "SpcGetParam");
pfnSpcGetParam =
                            (SPCGETPARAM*)
```

National Instruments LabWindows/CVI

Include Drivers

To use the Spectrum driver under LabWindows/CVI it is necessary to first load the functions from the driver dll. This is more or less similar to the above shown process with the only difference that LabWindows/CVI uses it's own library handling functions instead of the windows standard functions.

Example of function loading under LabWindows/CVI:

```
// ----- load the driver entries from the DLL -----
DriverId = LoadExternalModule ("spectrum.lib");
// ----- Load functions from DLL -----
SpcInitPCIBoards = (SPCINITPCIBOARDS*) GetExternalModuleAddr (DriverId, "SpcInitPCIBoards", &Status);
SpcSetParam = (SPCSETPARAM*) GetExternalModuleAddr (DriverId, "SpcSetParam", &Status);
SpcGetParam = (SPCGETPARAM*) GetExternalModuleAddr (DriverId, "SpcGetParam", &Status);
```

Examples

Examples for LabWindows/CVI can be found on CD in the directory /Examples/cvi. Theses examples show mainly how to include the driver in a LabWindows/CVI environment and don't use any special functions of the boards. The examples have to be merged with the standard windows examples described under Visual C++.

Driver functions

The driver contains five functions to access the hardware.

Function SpcInitPCIBoard

This function initializes all installed PCI, PXI and CompactPCI boards. The boards are recognized automatically. All installation parameters are read out from the hardware and stored in the driver. The number of PCI boards will be given back in the value Count and the version of the PCI bus itself will be given back in the value PCIVersion.

Function SpcInitPCIBoards:

int16 SpcInitPCIBoards (int16* count, int16* PCIVersion);

Under Linux this function is not available. Instead one must open and close the driver with the standard file functions open and close. The functionality behind this function is the same as the SpcInitPCIBoards function.

 \wedge

Using the Driver under Linux:

```
hDrv = open ("/dev/spc0", O_RDWR);
...
close (hDrv);
```

Function SpcSetParam

All hardware settings are based on software registers that can be set by the function SpcSetParam. This function sets a register to a defined value or executes a command. The board must first be initialized. The available software registers for the driver are listed in the board specific part of the documentation below.

The value ",nr" contains the index of the board that you want to access, the value ",reg" is the register that has to be changed and the value ",value" is the new value that should be set to this software register. The function will return an error value in case of malfunction.

Function SpcSetParam

int16 SpcSetParam (int16 nr, int32 reg, int32 value);



Under Linux the value "nr" must contain the handle that was retrieved by the open function for that specific board. The values is then not of the type "int 16" but of the type "handle".


Function SpcGetParam

The function SpcGetParam reads out software registers or status information. The board must first be initialized. The available software registers for the driver are listed in the board specific part of the documentation below.

The value "nr" contains the index of the board that you want to access, the value "reg" is the register that has to be read out and the value "value" is a pointer to a value that should contain the read parameter after function call. The function will return an error value in case of malfunction.

Function SpcGetParam

int16 SpcGetParam (int16 nr, int32 reg, int32* value);



Function SpcSetAdr

This function is only available under Linux. It is intended to program one of the FIFO buffer addresses to the driver. Depending on the platform (32 bit or 64 bit) the address parameter has a matching pointer size of 32 bit or 64 bit. This function can be used with Linux 32 bit as well as Linux 64 bit installations. The function was implemented with driver version 3.18 and is not available with prior driver versions. Please be sure to use the matching spcioctl.inc file including this function declaration.

Function SpcSetAdr

int16 SpcSetAdr (drv handle hDrv, int32 lReg, void* pvAdr);

Function SpcGetAdr

This function is only available under Linux. It is intended to read out one of the FIFO buffer addresses from the driver. Depending on the platform (32 bit or 64 bit) the address parameter has a matching pointer size of 32 bit or 64 bit. This function can be used with Linux 32 bit as well as Linux 64 bit installations. The function was implemented with driver version 3.18 and is not available with prior driver versions. Please be sure to use the matching spcioctl.inc file including this function declaration.

Function SpcGetAdr

int16 SpcGetAdr (drv_handle hDrv, int32 lReg, void** ppvAdr);

Function SpcSetData

Writes data to the board for a specific memory channel. The board must first be initialized. The value "nr" contains the index of the board that you want to access, the "ch" parameter contains the memory channel. "start" and "len" define the position of data to be written. "data" is a pointer to the array holding the data. The function will return an error value in case of malfunction.

This function is only available on generator or I/O boards. The function is not available on acquisition boards.

Function SpcSetData (Windows)

int16 SpcSetData (int16 nr, int16 ch, int32 start, int32 len, dataptr data);

Under Linux the additional parameter nBytesPerSample must be used for this function. For all boards with 8 bit resolution the parameter is "1", for all boards with 12, 14 or 16 bit resolution this parameter has to be "2". Under Linux the value "hDrv" must contain the handle that was given back by the open function of that specific board. Under Linux the return value is not an error code but the number of bytes that has been written.

Function SpcSetData (Linux)

int32 SpcSetData (int hDrv, int32 1Ch, int32 1Start, int32 1Len, int16 nBytesPerSample, dataptr pvData)

Function SpcGetData

Reads data from the board from a specific memory channel. The board must first be initialized. The value "nr" contains the index of the board that you want to access, the "ch" parameter contains the memory channel. "start" and "len" define the position of data to be read. "data" is a pointer to the array that should hold the data. The function will return an error value in case of malfunction.

This function is only available on acquisition or I/O boards. The function is not available on generator boards.

Function SpcGetData

int16 SpcGetData (int16 nr, int16 ch, int32 start, int32 len, dataptr data);

Under Linux the additional parameter nBytesPerSample must be used for this function. For all boards with 8 bit resolution the parameter is $_{n1}^{*}$, for all boards with 12, 14 or 16 bit resolution this parameter has to be $_{n2}^{*}$, when reading timestamps this parameter has to be $_{n8}^{*}$. Under Linux the value $_{n}$ hDrv^{*} must contain the handle that was given back by the open function of that specific board. Under Linux the return value is not an error code but is the number of bytes that has been read.

Function SpcGetData (Linux)

int32 SpcGetData (int hDrv, int32 lCh, int32 lStart, int32 lLen, int16 nBytesPerSample, dataptr pvData)

Delphi (Pascal) Programming Interface

Type definition

All Spectrum driver functions are using pre-defined variable types to cover different operating systems and to use the same driver interface for all programming languages. Under Delphi it is necessary to define these types once. This is also shown in the examples delivered on CD.

Delphi type definition:

```
type
 int8
             shortint;
 pint8
          = ^shortint;
  int16
             smallint;
 pint16
         = ^smallint;
  int32
             longint;
 pint32
            ^longint;
             array[1..MEMSIZE] of smallint;
 data
 dataptr = ^data;
```

In the example shown above the size of data is defined to "smallint". This definition is only valid for boards that have a sample resolution of 12, 14 or 16 bit. On 8 bit boards this has to be a "shortint" type.

Include Driver

To include the driver functions into delphi it is necessary to first add them to the implementation section of the program file. There the name of the function and the location in the dll is defined:

Driver implementation:

```
function SpcSetData (nr,ch:int16; start,len:int32; data:dataptr): int16; cdecl; external 'SPECTRUM.DLL';
function SpcGetData (nr,ch:int16; start,len:int32; data:dataptr): int16; cdecl; external 'SPECTRUM.DLL';
function SpcSetParam (nr:int16; reg,value: int32): int16; cdecl; external 'SPECTRUM.DLL';
function SpcGetParam (nr:int16; reg:int32; value:pint32): int16; cdecl; external 'SPECTRUM.DLL';
function SpcInitPCIBoards (count,PCIVersion: pint16): int16; cdecl; external 'SPECTRUM.DLL';
```

Examples

Examples for Delphi can be found on CD in the directory /Examples/delphi. There is one subdirectory for each board family. You'll find board specific examples for that family there. The examples are bus type independent. As a result that means that the MI30xx directory contains examples for the MI.30xx, the MC.30xx and the MX.30xx families. The example directories contain a running project file for Borland Delphi that can be directly loaded and compiled.

Driver functions

The driver contains five functions to access the hardware.

Function SpcInitPCIBoard

This function initializes all installed PCI, PXI and CompactPCI boards. The boards are recognized automatically. All installation parameters are read out from the hardware and stored in the driver. The number of PCI boards will be given back in the value Count and the version of the PCI bus itself will be given back in the value PCIVersion.

Function SpcSetParam

All hardware settings are based on software registers that can be set by the function SpcSetParam. This function sets a register to a defined value or executes a command. The board must first be initialized. The available software registers for the driver are listed in the board specific part of the documentation below.

The value "nr" contains the index of the board that you want to access, the value "reg" is the register that has to be changed and the value "value" is the new value that should be set to this software register. The function will return an error value in case of malfunction.

Function SpcGetParam

The function SpcGetParam reads out software registers or status information. The board must first be initialized. The available software registers for the driver are listed in the board specific part of the documentation below.

The value "nr" contains the index of the board that you want to access, the value "reg" is the register that has to be read out and the value "value" is a pointer to a value that should contain the read parameter after function call. The function will return an error value in case of malfunction.

Function SpcSetData

Writes data to the board for a specific memory channel. The board must first be initialized. The value "nr" contains the index of the board that you want to access, the "ch" parameter contains the memory channel. "start" and "len" define the position of data to be written. "data" is a pointer to the array holding the data. The function will return an error value in case of malfunction.

This function is only available on generator or i/o boards. The function is not available on acquisition boards.

Function SpcGetData

Reads data from the board from a specific memory channel. The board must first be initialized. The value "nr" contains the index of the board that you want to access, the "ch" parameter contains the memory channel. "start" and "len" define the position of data to be read. "data" is a pointer to the array that should hold the data. The function will return an error value in case of malfunction.

This function is only available on acquisition or i/o boards. The function is not available on generator boards.

Visual Basic Programming Interface

The Spectrum boards can be used together with Microsoft Visual Basic as well as with Microsoft Visual Basic for Applications. This allows per example the direct access of the hardware from within Microsoft Excel. The interface between the programming language and the driver is the same for both.

Include Driver

To include the driver functions into Basic it is necessary to first add them to the module definition section of the program file. There the name of the function and the location in the dll is defined:

Module definition:

```
Public Declare Function SpcInitPCIBoards Lib "SpcStdNT.dll" Alias "_SpcInitPCIBoards@8" (ByRef Count As Integer,
ByRef PCIVersion As Integer) As Integer
Public Declare Function SpcInitBoard Lib "SpcStdNT.dll" Alias "_SpcInitBoard@8" (ByVal Nr As Integer, ByVal Typ
As Integer) As Integer
Public Declare Function SpcGetParam Lib "SpcStdNT.dll" Alias "_SpcGetParam@12" (ByVal BrdNr As Integer, ByVal
RegNr As Long, ByRef Value As Long) As Integer
Public Declare Function SpcGetParam Lib "SpcStdNT.dll" Alias "_SpcGetParam@12" (ByVal BrdNr As Integer, ByVal
RegNr As Long, ByVal Value As Long) As Integer
Public Declare Function SpcGetDatam Lib "SpcStdNT.dll" Alias "_SpcGetData@20" (ByVal BrdNr As Integer, ByVal
RegNr As Long, ByVal Value As Long) As Integer
Public Declare Function SpcGetData& Lib "SpcStdNT.dll" Alias "_SpcGetData@20" (ByVal BrdNr As Integer, ByVal
Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Byte) As Integer
Public Declare Function SpcGetData& Lib "SpcStdNT.dll" Alias "_SpcGetData@20" (ByVal BrdNr As Integer, ByVal
Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Byte) As Integer
Public Declare Function SpcGetData16 Lib "SpcStdNT.dll" Alias "_SpcGetData@20" (ByVal BrdNr As Integer, ByVal
Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Byte) As Integer
Public Declare Function SpcGetData16 Lib "SpcStdNT.dll" Alias "_SpcGetData@20" (ByVal BrdNr As Integer, ByVal
Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Integer) As Integer
Public Declare Function SpcSetData16 Lib "SpcStdNT.dll" Alias "_SpcGetData@20" (ByVal BrdNr As Integer, ByVal
Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Integer) As Integer
Public Declare Function SpcSetData16 Lib "SpcStdNT.dll" Alias "_SpcSetData@20" (ByVal BrdNr As Integer, ByVal
Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Integer) As Integer
```

The module definition is already done for the examples and can be found in the Visual Basic examples directory. Please simply use the file declnt.bas.

Visual Basic Examples

Examples for Visual Basic can be found on CD in the directory /Examples/vb. There is one subdirectory for each board family. You'll find board specific examples for that family there. The examples are bus type independent. As a result that means that the MI30xx directory contains examples for the MI.30xx, the MC.30xx and the MX.30xx families. The example directories contain a running project file for Visual Basic that can be directly loaded.

VBA for Excel Examples

Examples for VBA for Excel can be found on CD in the directory /Examples/excel. The example here simply show the access of the driver and make a very small demo acquisition. It is necessary to combine these examples with the Visual Basic examples to have full board functionality.

Driver functions

The driver contains five functions to access the hardware.

Function SpcInitPCIBoard

This function initializes all installed PCI, PXI and CompactPCI boards. The boards are recognized automatically. All installation parameters are read out from the hardware and stored in the driver. The number of PCI boards will be given back in the value Count and the version of the PCI bus itself will be given back in the value PCIVersion.

Function SpcInitPCIBoard:

Function SpcInitPCIBoards (ByRef Count As Integer, ByRef PCIVersion As Integer) As Integer

Function SpcSetParam

All hardware settings are based on software registers that can be set by the function SpcSetParam. This function sets a register to a defined value or executes a command. The board must first be initialized. The available software registers for the driver are listed in the board specific part of the documentation below.

The value ",nr" contains the index of the board that you want to access, the value ",reg" is the register that has to be changed and the value ",value" is the new value that should be set to this software register. The function will return an error value in case of malfunction.

Function SpcSetParam:

Function SpcSetParam (ByVal BrdNr As Integer, ByVal RegNr As Long, ByVal Value As Long) As Integer

Function SpcGetParam

The function SpcGetParam reads out software registers or status information. The board must first be initialized. The available software registers for the driver are listed in the board specific part of the documentation below.

The value "nr" contains the index of the board that you want to access, the value "reg" is the register that has to be read out and the value "value" is a pointer to a value that should contain the read parameter after function call. The function will return an error value in case of malfunction.

Function SpcGetParam:

Function SpcGetParam (ByVal BrdNr As Integer, ByVal RegNr As Long, ByRef Value As Long) As Integer

Function SpcSetData

Writes data to the board for a specific memory channel. The board must first be initialized. The value "nr" contains the index of the board that you want to access, the "ch" parameter contains the memory channel. "start" and "len" define the position of data to be written. "data" is a pointer to the array holding the data. The function will return an error value in case of malfunction.

Function SpcSetData:

Function SpcSetData8 (ByVal BrdNr As Integer, ByVal Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Byte) As Integer

Function SpcSetDatal6 (ByVal BrdNr As Integer, ByVal Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Integer) As Integer

It is necessary to select the function with the matching data width from the above mentioned data write functions. Use the SpcSetData8 function for boards with 8 bit resolution and use the SpcSetData16 function for boards with 12, 14 and 16 bit resolution.



This function is only available on generator or i/o boards. The function is not available on acquisition boards.

Function SpcGetData

Reads data from the board from a specific memory channel. The board must first be initialized. The value "nr" contains the index of the board that you want to access, the "ch" parameter contains the memory channel. "start" and "len" define the position of data to be read. "data" is a pointer to the array that should hold the data. The function will return an error value in case of malfunction.

Function SpcGetData:

Function SpcGetData8 (ByVal BrdNr As Integer, ByVal Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Byte) As Integer
Function SpcGetData16 (ByVal BrdNr As Integer, ByVal Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Integer) As Integer



It is necessary to select the function with the matching data width from the above mentioned data read functions. Use the SpcGetData8 function for boards with 8 bit resolution and use the SpcGetData16 function for boards with 12, 14 and 16 bit resolution.

This function is only available on acquisition or i/o boards. The function is not available on generator boards.


Programming the Board

Overview

The following chapters show you in detail how to program the different aspects of the board. For every topic there's a small example. For the examples we focussed on Visual C++. However as shown in the last chapter the differences in programming the board under different programming languages are marginal. This manual describes the programming of the whole hardware family. Some of the topics are similar for all board versions. But some differ a little bit from type to type. Please check the given tables for these topics and examine carefully which settings are valid for your special kind of board.

Register tables

The programming of the boards is totally software register based. All software registers are described in the following form:



If no constants are given below the register table, the dedicated register is used as a switch. All such registers are activated if written with a "1" and deactivated if written with a "0".

Programming examples

In this manual a lot of programming examples are used to give you an impression on how the actual mentioned registers can be set within your own program. All of the examples are located in a seperated colored box to indicate the example and to make it easier to differ it from the describing text.

All of the examples mentioned throughout the manual are basically written using the Visual C++ compiler for Windows. If you use Linux there are some changes in the function's parameter lists as mentioned in the relating software chapter.

To keep the examples as compatible as possible for users of both operational systems (Windows and Linux) all the functions that contain either a board number (Windows) or a handle (Linux) use the common parameter name 'hDrv'. Windows users simply have to set the parameter to the according board number (as the example below is showing), while Linux users can easily use the handle that is given back for the according board by the initialization function.

11/
$\sim O^{-}$
115
<u> </u>

```
// Windows users must set hDrv to the according board number before.
// Assuming that there is only one Spectrum board installed you'll
// have to set hDrv like this:
hDrv = 0;
SpcGetParam (hDrv, SPC_LASTERRORCODE, &lErrorCode); // Any command just to show the hDrv usage
```

Error handling

If one action caused an error in the driver this error and the register and value where it occurs will be saved.

The driver is then locked until the error is read out using the SPC_LASTERRORCODE function. All other functions will lead to the same errorcode unless the error is cleared by reading SPC_LASTERRORCODE.



This means as a result that it is not necessary to check each driver call for an error but to check for an error before the board is started to see whether all settings have been valid.

By reading all the error information one can easily examine where the error occured. The following table shows all the error related registers that can be read out.

Register	Value	Direction	Description		
SPC_LASTERRORCODE	999999	r	Error code of the last error that occured. The errorcodes are found in spcerr.h. If this register is read, the driver will be unlocked.		
SPC_LASTERRORREG	999998	r	Software register that causes the error.		
SPC_LASTERRORVALUE	999997	r	The value that has been written to the faulty software register.		



The error codes are described in detail in the appendix. Please refer to this error description and the description of the software register to examine the cause for the error message.

Example for error checking:

This short program then would generate a printout as:

Error 101 when writing Register 10000 with Value -345 !

Initialization

Starting the automatic initialization routine

Before you can access the boards in your program, you have to initialize them first. Therefore the Spectrum function SpcInitPCIBoards is used. If it is called, all Spectrum boards in the host system are initialized automatically. If no errors occured during the initialization, the returned value is 0 (ERR_OK). In any other cases something has gone wrong. Please see appendix for explanations of the different error codes.

If the process of initializing the boards was successful, the function returns the total number of Spectrum boards that have been found in your system. The third return value is the revision of the PCI Bus, the Spectrum boards are installed in.

The following example shows how to start the initialization of the board and check for errors.

```
// ----- Initialization of PCI Bus Boards------
if (SpcInitPCIBoards (&nCount, &nPCIBusVersion) != ERR_OK)
   return;
if (nCount == 0)
   {
   printf ("No Spectrum board found\n");
   return;
   }
```

PCI Register

These registers are set by the driver after the initialization. The information is found in the on-board ROM, and can easily be read out by your own application software. All of the following PCI registers are read only. You get access to all registers by using the Spectrum function SpcGetParam with one of the following registers.

Register	Value	Direction	Description					
SPC_PCITYP 2000 r		r	Type of board as listed in the table below					
One of the following values are returned, when reading this register.								

Boardtype	Value hexade- zimal	Value dezimal		Boardtype	Value hexade- zimal	Value dezimal
TYP_MI7210	7210h	29200		TYP_MI7220	7220h	29216
TYP_MI7211	7211h	29201	Ī	TYP_MI7221	7221h	29217

Hardware version

Since all of the MI, MC and MX boards from Spectrum are modular boards, they consist of one base board and one or two (only PCI and CompactPCI) piggy-back modules. This register SPC_PCIVERSION gives information about the revision of either the base board and the modules. Normally you do not need this information but if you have a support question, please provide the revision together with it.

B 1.	N/ 1	D ¹ ··	
Register	Value	Direction	Description
SPC_PCIVERSION	2010	r	Board revision: bit 158 show revision of the base card, bit 70 the revision of the modules

If your board has a piggy-back expansion module mounted (MC und MI series boards only) you can get the hardwareversion with the following register.

Register	Value	Direction	Description
SPC_PCIEXTVERSION	2011	r	Board's expansion module hardware revision as integer value.

Date of production

This register informs you about the production date, which is returned as one 32 bit longword. The upper word is holding the information about the year, while the lower byte informs about the month. The second byte (counting from below) is not used. If you only need to know the production year of your board you have to mask the value accordingly. Normally you do not need this information, but if you have a support question, please provide the revision within.

Register	Value	Direction	Description
SPC_PCIDATE	2020	r	Production date: year in bit 3116, month in bit 70, bit 158 are not used

Serial number

This register holds the information about the serial number of the board. This numer is unique and should always be sent together with a support question. Normally you use this information together with the register SPC_PCITYP to verify that multiple measurements are done with the exact same board.

Register	Value	Direction	Description
SPC_PCISERIALNO	2030	r	Serial number of the board

Maximum possible sample rate

This register gives you the maximum possible samplerate the board can run however. The information provided here does not consider any restrictions in the maximum speed caused by special channel settings. For detailed information about the correlation between the maximum samplerate and the number of activated chanels please refer th the according chapter.

Register	Value	Direction	Description
SPC_PCISAMPLERATE	2100	r	Maximum samplerate in Hz as a 32 bit integer value

Installed memory

This register returns the size of the installed on-board memory in bytes as a 32 bit integer value. If you want to know the ammount of samples you can store, you must regard the size of one sample of your Spectrum board. All 8 bit boards can store only sample per byte, while all other boards with 12, 14 and 16 bit use two bytes to store one sample.

Register	Value	Direction	Description
SPC_PCIMEMSIZE	2110	r	Instaleld memory in bytes as a 32 bit integer value

The following example is written for a "two bytes" per sample board (12, 14 or 16 bit board).

SpcGetParam (hDrv, SPC_PCIMEMSIZE, &lInstMemsize); printf ("Memory on board: %ld MBytes (%ld MSamples)\n", lInstMemsize /1024 / 1024, lInstMemsize /1024 / 1024 /2);

Installed features and options

The SPC_PCIFEATURES register informs you about the options, that are installed on the board. If you want to know about one option being installed or not, you need to read out the 32 bit value and mask the interesting bit.

Register	Value	Direction	Description	
SPC_PCIFEATURES	2120	r	PCI feature register. Holds the installed features and options as a biffield, so the return value must be masked with one of the masks below to get information about one certain feature.	
PCIBIT_MULTI	1	Is set if the Op	otion Multiple Recording / Multiple Replay is installed.	
PCIBIT_DIGITAL	2	Is set if the Op	otion Digital Inputs / Digital Outputs is installed.	
PCIBIT_GATE	32	Is set if the Op	Is set if the Option Gated Sampling / Gated Replay is installed.	
PCIBIT_SYNC	512	Is set if the Op use. Boards w	Is set if the Option Synchronization is installed for that certain board, regardless what kind of synchronization you use. Boards without this option cannot be synchronized with other boards.	
PCIBIT_TIMESTAMP	1024	Is set if the Op	Is set if the Option Timestamp is installed.	
PCIBIT_STARHUB	2048	Is set on the board, that carrys the starhub piggy-back module. This flag is set in addition to the PCIBIT_SYNC flag mentioned above. If on no synchronized board the starhub option is installed, the boards are synchronized with the cascading option.		
PCIBIT_XIO	8192	Is set if the Op	otion Extra I/O is installed.	
PCIBIT_AMPLIFIER	16384	Arbitrary Way	veform Generators only: card has additional set of calibration values for amplifier card	

The following example demonstrates how to read out the information about one feature.

SpcGetParam (hDrv, SPC_PCIFEATURES,	<pre>&lFeatures);</pre>
if (lFeatures & PCIBIT_DIGITAL) printf("Option digital inputs is	installed on your board");

Used interrupt line

This register holds the information of the actual used interrupt line for the board. This information is sometimes more easy in geting the interrupt line of one specific board then using the hardware setups of your operating system.

Register	Value	Direction	Description
SPC_PCIINTERRUPT	2300	r	The used interrupt line of the board.

Used type of driver

This register holds the information about the driver that is actually used to access the board. Although most users will use the boards within a Windows system and most Windows users will use the WDM driver, it can be sometimes necessary of knowing the type of driver.

Register	Value	Direction	Description	
SPC_GETDRVTYPE	1220	r	Gives information about what type of driver is actually used	
DRVTYP_DOS	0	DOS driver is	used (discontinued)	
DRVTYP_LINUX32	1	Linux 32bit dr	iver is used	
DRVTYP_VXD	2	Windows VXI	Windows VXD driver is used (only Windows 95) (discontinued)	
DRVTYP_NTLEGACY	3	Windows NT Legacy driver is used (only Windows NT) (discontinued)		
DRVTYP_WDM32	4	Windows WDM 32bit driver is used (Windows 98, Windows 2000). (discontinued)		
DRVTYP_WDM32	4	Windows WDM 32bit driver is used (XP/Vista/Windows 7/Windows 8/Windows 10).		
DRVTYP_WDM64	5	Windows WDM 64bit driver is used by 64bit application (XP64/Vista/Windows 7/Windows 8/Windows 10)		
DRVTYP_WOW64	6	Windows WDM 64bit driver is used by 32bit application (XP64/Vista/Windows 7/Windows 8/Windows		
DRVTYP_LINUX64	7	Linux 64bit dr	iver is used	

Driver version

This register informs Windows users about the actual used driver DLL. This information can also be obtained from the device manager. Please refer to the "Driver Installation" chapter. Linux users will get the revision of their kernel driver instead, because linux does not use any DLL.

Register	Value	Direction	Description
SPC_GETDRVVERSION	1200	r	Gives information about the driver DLL version


Kernel Driver version

This register informs OS independent about the actual used kernel driver. Windows users can also get this information from the device manager. Plese refer to the "Driver Installation" chapter. Linux users can get the driver version by simply accessing the following register for the kernel driver.

Register	Value	Direction	Description
SPC_GETKERNELVERSION	1210	r	Gives information about the kernel driver version.

Example program for the board initialization

The following example is only an exerpt to give you an idea on how easy it is to initialize a Spectrum board.



Powerdown and reset

Every Spectrum board can be set to powerdown mode by software. In this mode the board is therefore consuming less power than in normal operation mode. The amount of saved power is board dependant. Please refer to the technical data section for details. The board can be set to normal mode again either by performing a reset as mentioned below or by starting the board as described in the according chapters later in this manual.

If the board is set to powerdown mode or a reset is performed the data in the on-board memory will be no longer valid and therefore cannot be read out or replayed again.



 Register
 Value
 Direction
 Description

 SPC_COWMAND
 0
 r/w
 Command register of the board.

 SPC_POWERDOWN
 30
 Sets the board to powerdown mode. The data in the on-board memory is no longer valid and cannot be read out or replayed again. The board can be set to normal mode again by the reset command or by starting the boards.

 SPC_RESET
 0
 A software and hardware reset is done for the board. All settings are set to the default values. The data in the board's on-board memory will be no longer valid.

Performing a board reset or powering down the board can be easily done by the related board commands mentioned in the following table.

Digital Outputs

Channel Selection

One key setting that influences nearly all other possible settings is the channel enable register. An unique feature of the Spectrum boards is the possibility to program the data width. All on-board memory can then be used by samples with the actual data width.

This description shows you the channel enable register for the complete board family. However your specific board may have less output bits depending on the board type you purchased does not allow you to set the maximum number of bits shown here.

Register	r	Value	Direction Description		
SPC_CHENABLE 11000		r/w	Sets the channel enable information for the next board run.		
	MOD0_8BIT	1	Activates 8 bit mode for module 0. (Channel 0)		
	MOD0_16BIT	3	Activates 16 bit mode for module 0. (Channel 0)		
	MOD1_8BIT	16	Activates 8 bit mode for module 1. (Channel 1)		
	MOD1_16BIT	48	Activates 16 bit mode for module 1. (Channel 1)		

The channel enable register is set as a biffield, relating to the different modules. That means that on one module you use one of the relating values for that module, either the value for 8 bit or for 16 bit mode. To activate more than one module the values have to be combined by a bitwise OR.

Example showing how to activate 32 bits:

SpcSetParam (hDrv, SPC_CHENABLE, MOD0_16BIT | MOD1_16BIT);

The following table shows all allowed settings for the channel enable register.

Activate	d channels	and sample	width			
Ch0 8 bit	Ch0 16 bit	Ch1 8 bit	Ch1 16 bit	Values to program	Value as hex	Value as decimal
х				MOD0_8BIT	1h	1
	x			MOD0_16BIT	3h	3
x		x		MOD0_8BIT MOD1_8BIT	11h	17
	x		x	MOD0_16BIT MOD1_16BIT	33h	51



Any channel activation mask that is not shown here is not valid. If programming another channel activation the driver automatically remaps this to the best matching activation mask. You can read out the channel enable register to see what channel activation mask the driver has set.

Reading out the channel enable register can be done directly after setting it or later like this:

```
SpcGetParam (hDrv, SPC_CHENABLE, &lActivatedChannels);
printf ("Activated channels bitmask is: %x\n", lActivatedChannels);
```

Important note on channels selection

As some of the manuals passages are used in more than one hardware manual most of the registers and channel settings throughout this handbook are described for the maximum number of possible channels that are available on one card of the current series. There can be less channels on your actual type of board or bus-system. Please refer to the table(s) above to get the actual number of available channels.

Setting up the bitmask

An unique feature of the Spectrum pattern generator boards is the possibility to disable every single bit of the output. If an output bit is deactivated, it will be set to high impedance (tristate). The outputs then can be pushed within the limits of the programmed output levels.

The bits are enabled/disabled with the help of a bitmask that is implemented as a 32 bit integer value that can be set or read out with the following register.

Register	Value	Direction	Description
SPC_BITENABLE	11030	r/w	Sets the channel enable information for every single bit for the next board run. A 1 indicates, that the bit is enabled, while a 0 disables the bit.

The upper 16 bits (upper word) is the 16 bit wide bitmask for module 1 (channel 1), while the lower word is the 16 bit wide bitmask for module 0 (channel0).

The following example shows how to activate the even bits on module 0 and the odd bits on module 1. It is assumed, that both modules each are set up corectly for 16 bit mode:

SpcSetParam (hDrv, SPC_BITENABLE, 0xAAAA5555); // Only enable odd bits on module 1 and even bits on module 0

The priority of the bitmask is lower than the one of the channel enable settings. As a result you only can deactivate unused bits, but not activate bits that are disabled because of the channel settings (all odd bits is 8 bit or 2x 8 bit single-ended mode). This mask is set to 0h internally by default, so that all outputs are disabled.

Setting up the outputs

Programming the output levels

One of the most impressing features of the 72xx pattern generator series is the high number of different logic levels that can be programmed per board.


The levels are generated by a 16 bit Digital-to-Analog converter (DAC). Every pair of logic levels therefore require one pair of DACs. As there are eight available DACs on one 16 bit module, you can program the level for a group of every four output bits. This is a maximum of up to eight different logic levels on a 32 bit board. The simplified block diagramm is shown in the figure at the right.

Please keep in mind that the actually numbering of the used output bits can differ from the numbering of the data bits depending on the programmed sample width. This is done to enable you to use all the available level setting resources (DACs and output buffers) and therefore to achive the maximum possible output current independantly from the actual programmed sample width.

The programming of the levels can simply be done by writing the desired level in millivolt to the dedicated registers shown in the table below.

As the setup of the DACs can take up some time it is not possible to change the levels while the board is running. Neither while replaying data nor when it is armed and waiting for a trigger event. To change the levels the board nust be stopped first.

The current limit of one group of output bits is limited by the maximum drive capability of the buffer, which is 200 mA. Try to avoid exceeding this limit to prevent the board from getting internally disabled. For details on the boards thermal protection the corresponding status registers please look up in the relating chapter.



The minimum distance between a LOW level and its corresponding HIGH level for one output group is 100 mV. It is also not possible to program the LOW level of one group higher than its HIGH level. In both cases the software driver will return an error.



Register	gister Value Direction Description		Level in mV	
SPC_HIGHLEVEL0	42000	r/w	r/w Defines the HIGH level for nibble 0 (Output bit 30) on module 0190	
SPC_HIGHLEVEL1	42001	r/w	Defines the HIGH level for nibble 1 (Output bit 74) on module 0.	-1900 to +10000
SPC_HIGHLEVEL2	42002	r/w	Defines the HIGH level for nibble 2 (Output bit 118) on module 0.	-1900 to +10000
SPC_HIGHLEVEL3	42003	r/w	Defines the HIGH level for nibble 3 (Output bit 1512) on module 0.	-1900 to +10000
SPC_HIGHLEVEL4	42004	r/w	Defines the HIGH level for nibble 0 (Output bit 30) on module 1.	-1900 to +10000
SPC_HIGHLEVEL5	42005	r/w	Defines the HIGH level for nibble 1 (Output bit 74) on module 1.	-1900 to +10000
SPC_HIGHLEVEL6	42006	r/w	/w Defines the HIGH level for nibble 2 (Output bit 118) on module 11900 to	
SPC_HIGHLEVEL7	42007	r/w	Defines the HIGH level for nibble 3 (Output bit 1512) on module 1.	-1900 to +10000
SPC_LOWLEVEL0	42100	r/w	Defines the LOW level for nibble 0 (Output bit 30) on module 02000 to +9	
SPC_LOWLEVEL1	42101	r/w	Defines the LOW level for nibble 1 (Output bit 74) on module 0)2000 to +5	
SPC_LOWLEVEL2	42102	r/w	Defines the LOW level for nibble 2 (Output bit 118) on module 02000 to +5	
SPC_LOWLEVEL3	42103	r/w	Defines the LOW level for nibble 3 (Output bit 1512) on module 0)2000 to +990	
SPC_HIGHLEVEL4	42104	r/w	Defines the LOW level for nibble 0 (Output bit 30) on module 12000 to +9900	
SPC_HIGHLEVEL5	42105	r/w	Defines the LOW level for nibble 1 (Output bit 74) on module 12000 to +9900	

Register	Value	Direction	Description	Level in mV
SPC_HIGHLEVEL6	42106	r/w	Defines the LOW level for nibble 2 (Output bit 118) on module 1.	-2000 to +9900
SPC_HIGHLEVEL7	42107	r/w	Defines the LOW level for nibble 3 (Output bit 1512) on module 1.	-2000 to +9900
The following example shows, how to set up the board to TIL compatible output levels. All LOVV levels are set to 0.2 V, while all HIGH levels				

are set to +2.6 V.

for (i = 0; i < 7; i++)	// The register values are just increased from the lowest
{	// level register, so they can be set up in a simple loop.
<pre>SpcSetParam (hDrv, (SPC HIGHLEVEL0 + i), 2600);</pre>	<pre>// Set up all Highlevels to +2.6 V (+2600 mV)</pre>
<pre>SpcSetParam (hDrv, (SPC LOWLEVEL0 + i), 200);</pre>	// Set up all Lowlevels to 0.0 V
}	

Single-ended outputs

The outputs are set to single-ended by default. In this mode every output bit has one corresponding memory bit. A maximum sample width of 32 bits is possible when using a board with two modules in the single-ended mode. You can switch between the single-ended and the differential mode with the following register:

Register	Value	Direction	Description
SPC_DIFFMODE	206030	r/w	Enables the differential outputs when set to $_{\prime\prime}1''$. When set to $_{\prime\prime}0''$ outputs are used as single-ended.

As mentioned before the numbering of the output bits differ from the actual sample numbering depending on the actual channel setup. The following table is showing this bit allocation in combination with the corresponding registers for the output levels

Output bit	16 bit single-ended mode	8 bit single-ended mode	Relating register for the LOW level	Relating register for the HIGH level	
D15	D15	n.u.	SPC_LOWLEVEL 3	SPC_HIGHLEVEL 3 (SPC_HIGHLEVEL_7)	
D14	D14	D7	(SPC_LOWLEVEL_7)		
D13	D13	n.u.			
D12	D12	D6			
D11	D11	n.u.	SPC_LOWLEVEL 2	SPC_HIGHLEVEL 2	
D10	D10	D5	(SPC_LOWLEVEL_6)	(SPC_HIGHLEVEL_6)	
D9	D9	n.u.			
D8	D8	D4			
D7	D7	n.u.	SPC_LOWLEVEL 1	SPC_HIGHLEVEL 1 (SPC_HIGHLEVEL_5)	
D6	D6	D3	(SPC_LOWLEVEL_5)		
D5	D5	n.u.			
D4	D4	D2			
D3	D3	n.u.	SPC_LOWLEVEL 0	SPC_HIGHLEVEL 0	
D2	D2	D1	(SPC_LOWLEVEL_4)	(SPC_HIGHLEVEL_4)	
D1	D1	n.u.			
D0	DO	DO			

As it is also possible to use both modules in 8 bit mode, you can output at maximum 16 bit samples with eight different logic levels, one pair of levels per every two data bits.



The maximum output current per output is limited to 200 mA for every group of levels. This leads to a limit of 50 mA per pin in 16 bit single-ended mode and to a limit of 100 mA per pin in 8 bit single-ended mode.

<pre>for (i = 0; i < 7; i++) { SpcSetParam (hDrv, (SPC_HIGHLEVEL0 + i), 5000); SpcSetParam (hDrv, (SPC_LOWLEVEL0 + i), 0); }</pre>	<pre>// The register values are increased from the lowest // level register, they can be set up in a loop. // Set up all Highlevels to +5,0 V (+5000 mV) // Set up all Lowlevels to 0,0 V</pre>
<pre>spcSetParam (hDrv, SPC_CHENABLE, MOD0_8BIT MOD1_8BIT);</pre>	<pre>// Set up both modules for 8 bit mode to achive // a higher maximum output current per pin.</pre>
<pre>SpcSetParam (hDrv, SPC_DIFFMODE, 0);</pre>	<pre>// d higher maximum output current per pin. // Disable the differential output mode</pre>

Differential outputs

The outputs are set to single-ended by default. In the differential mode every memory bit has two corresponding output bits. A maximum sample width of 16 pairs of differential outputs is possible when using a board with two modules in the differential mode. You can switch between the single-ended and the differential mode with the following register:


Register	Value	Direction	Description
SPC_DIFFMODE	206030	r/w	Enables the differential outputs when set to $_{,1}$ ["] . When set to $_{,0}$ ["] outputs are used as single-ended.



As the inverted output bits needed for differential signals are generated in hardware only one memory bit is used for every pair of differential outputs.

The even output bits are used for replaying the positive signals (Dx +), while the odd outputs are used for replaying the inverted signals (Dx -).

Therefore the differential mode can only be activated, when the modules are set up for the 8 bit mode (see section about channel selection for details).



If the differential mode is used, the all of the desired outputs including the odd ones replaying the Dx- signals need to be activated by the bitmask. Please see related passage on setting up the bitmask for details.

As mentioned before the numbering of the output bits differ from the actual sample numbering depending on the actual channel setup. The following table is showing this bit allocation in combination with the corresponding registers for the output levels

Output bit	8 bit differential mode	Relating register for the LOW level	Relating register for the HIGH level	
D15	– D7	SPC_LOWLEVEL 3	SPC_HIGHLEVEL 3	
D14	+ D7	(SPC_LOWLEVEL_7)	(SPC_HIGHLEVEL_7)	
D13	– D6			
D12	+ D6			
D11	– D5	SPC_LOWLEVEL 2	SPC_HIGHLEVEL 2	
D10	+ D5	(SPC_LOWLEVEL_6)	(SPC_HIGHLEVEL_6)	
D9	– D4			
D8	+ D4			
D7	– D3	SPC_LOWLEVEL 1	SPC_HIGHLEVEL 1	
D6	+ D3	(SPC_LOWLEVEL_5)	(SPC_HIGHLEVEL_5)	
D5	– D2			
D4	+ D2			
D3	– D1	SPC_LOWLEVEL 0	SPC_HIGHLEVEL 0	
D2	+ D1	(SPC_LOWLEVEL_4)	(SPC_HIGHLEVEL_4)	
D1	– D0]		
DO	+ D0			

As it is also possible to use both modules in 8 bit mode, you can output at maximum 16 bit samples with eight different logic levels, one pair of levels per every two data bits.

The maximum output current per output is limited to 200 mA for every group of levels. This leads to a limit of 50 mA per pin in 8 bit differential mode.



The following programm exerpt is about to give you an example on how to set up the board for differential mode to generate ECL compatible output signals as the figure above is showing.

Programming the behavior after replay

Usually the outputs of a digital pattern generator board are set either to ground or to high impedance state after replay. This is in most cases adequate as many pattern generators generate signals with a relation to the system ground. In the case of the Spectrum 72xx series such a

behavior would not be sufficiently as you can generate signals with no relation to ground like for example ECL compatible signals. These devices do not allow to be connected to a voltage other than the family specific negative levels.

To deal with the unique output features the 72xx series you can programm the behavior of the outputs after a replay. You can choose between three different states:

- All outputs are set to the logic LOW level. When using the differential mode the odd bits (Dx-) are set to the programemd HIGH level.
- All outputs are set to the logic HIGH level. When using the differential mode the odd bits (Dx-) are set to the programmed LOW level.
- All outputs are set to high impedance state (tristate). This is valid for all bits, either in single-ended or differential mode.

The dedicated register and the possible values are shown in the following table.

Register	Value	Direction Description	
SPC_STOPLEVEL0	206020	r/w	Sets the behavior of the outputs after replay for module 0.
SPC_STOPLEVEL1	206010		Sets the behavior of the outputs after replay for module 1.
	0	All outputs of t	he dedicated module are set to high impedance state (tristate).
	1	All outputs of the dedicated module are set to the logic LOW level.	
	2	All outputs of the dedicated module are set to the logic HIGH level	

When using a 72xx series board of hardware version < V2 in all three modes all of the outputs are affected. Therefore in differential mode only the high-impedance mode should be used !

Reading the output status register

General information

To prevent the 72xx series of pattern generators from thermal damage due to overload conditions and/or too high ambient temperatures the board uses the build in thermal protection of the used line buffers. Please keep in mind that this is not a complete thermal check of all the electronic parts, but a good way to prevent the board from for example shorts at the outputs, as such errors let raise the internal temperature of the line buffers rapidly.



If any of the buffers has shut down itself due to thermal overload, the board's hardware detects the corresponding nibble of the outputs and deactivates all dedicated output bits. All output bits that are not included in the involved group will continue in replaying data.

To prevent the outputs from swinging, the deactivated outputs will not be reactivated automatically in case the buffer's temperature returned within the permitted range. To reactivate the relating outputs the status register shown in the table below must be readout.

On every module 9 buffers are used. Two for each output nibble and one to generate a necessary level for all output groups on one module. In case of a thermal overload on this 9th buffer, all outputs are deactivated immediately.

All of the return values mentioned in the table below are dezimal values, which are added if more than one group of outputs have been deactivated.

Register	Value	Direction	Description		
SPC_READBACK	206000	r	Reads out the output status register		
	1	Indicates that t	the output bits (30) of module 0 have been deactivated.		
	2	Indicates that the output bits (74) of module 0 have been deactivated.			
	4	Indicates that t	Indicates that the output bits (118) of module 0 have been deactivated.		
	8	Indicates that the output bits (1512) of module 0 have been deactivated.			
	16	Indicates that a	all output bits of module 0 have been deactivated.		
	65536	Indicates that t	the output bits (30) of module 1 have been deactivated.		
	131072	Indicates that t	the output bits (74) of module 1 have been deactivated.		
	262144	Indicates that t	the output bits (118) of module 1 have been deactivated.		
	524288	Indicates that t	Indicates that the output bits (1512) of module 1 have been deactivated.		
	1048576	Indicates that a	all output bits of module 0 have been deactivated.		

As the output status register is a biffield it is easier in many cases to read out the returned 32 bit value from the register SPC_READBACK and mask the single bits seperately. The following table shows the single bits for the dedicated output nibbles. If the dedicated bit is set, an error has occured and the status is stored until the register is read out. In case that all outputs are working correctly, the value of the status register will be zero.

Bit 31	 Bit 21	Bit 20	Bit 19	Bit 18	Bit17	Bit 16	Bit 15	 Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
0	 0	Modul 1 all Nibbles	Modul 1 Nibble 3	Modul 1 Nibble 2	Modul 1 Nibble 1	Modul 1 Nibble 0	0	 0	Modul 0 all Nibbles	Modul 0 Nibble 3	Modul 0 Nibble 2	Modul 0 Nibble 1	Modul 0 Nibble 0

The best way to prevent the board from overload is to use it under proper load conditions. If a higher output current is desired, it can be doubled using the 8 bit output mode as described earlier in this manual.

Important Note on reading out the status register

Due to the internal structure of the board any output data stored in the board's on-board memory will no longer be valid, after the output status register has been read out.



 \hat{O}

Example program

The following example shows an easy way on reading out the status register. Therefore no decimal values are tested, but a bitmask is used to take a look at the lower five bits only. The resulting hexadezimal value is simply printed out on the screen. If you want to know the status of each output nibble seperately, you need to mask every one of the five bits either for the upper and the lower word.

```
SpcGetParam (MI72XX, SPC_READBACK, &lFeedback);
if (lFeedback)
    {
    printf("\n Status module 0 : %x", (lFeedback & 0x000001F) ); // Mask the lower 5 bits of the lower word
    printf("\n Status module 1 : %x", ((lFeedback & 0x001F00001) >> 16)); // Mask the lower 5 bits of the upper word
    }
else
    printf("\n No thermal error has occured.\n");
```

The status register will also indicate an error, if you use a 7220 or 7221 board and the board is not conected to the power supply of your computer. If all outputs are permanently disabled, please check the power connection first.




Standard generation modes

General description

The generated data is replayed from the on-board memory. These modes allows generating waveforms at very high sample rates without the need to transfer the data into the board's on-board memory at high speed. These modes are running totally independent from the PC and don't need any processing power after being started.

Singleshot mode


The singleshot mode is the most simple output mode for the Spectrum boards. It simply replays the programmed data once after detecting the trigger event. The amount of memory to be replayed can be programmed by software. Any trigger source can be used to start the output. If output should be started immediately one can simply use the software trigger capabilities of the board.



Register	Value	Direction	Description	
SPC_SINGLESHOT	41000	r/w	Write a "1" to enable the singleshot mode (a "0" disables it)	

Continuous Mode


After detecting the trigger event the programmed data is replayed continuously. On reaching end of the programmed memory size the output starts again with the first sample. There's no gap in output when switching from the last sample to the first sample. The output runs until the users stops it by software. If not stopped the continuous output runs independent of any other PC components until the system is shut down.



Register Value Direction		Direction	Description
SPC_SINGLESHOT	41000	r/w	Write a "O" to disable the singleshot mode
SPC_OUTONTRIGGER	41100	r/w	Write a "1" to enable the continuous mode

Posttrigger Mode

The posttrigger mode is normally only used when starting the output board together with an acquisiton board. The data is written to a programmed amount of the on-board memory (memsize). After starting the board the output will immediately start and continue to loop. At this point the mode is similar to the continuous mode explained above. After detecting a trigger event, a certain programmed amount of data is replayed (posttrigger) and then the replay finishes automatically.



Register Value Direction		Direction	Description
SPC_SINGLESHOT	41000	r/w	Write a "O" to disable the singleshot mode
SPC_OUTONTRIGGER	41100	r/w	Write a "O" to disable the continuous mode

Programming

Partitioning the memory

The memory size register defines the length of the data to be replayed. Depending on the mode used this data is replayed once or continuously.

Register Value Direction		Direction	Description
SPC_MEMSIZE	10000	r/w	Sets the memory size in samples per channel.
SPC_POSTTRIGGER	10100	r/w	Sets the number of samples to be replayed after the trigger event has been detected.

The maximum memsize that can be use for replaying is of course limited by the installed amount of memory and by the number of channels to be replayed. The following table gives you an overview on the maximum memsize in relation to the installed memory.

Maximum memsizein MSamples

	nannels and sample	210	211	7220	221		
Ch0, 8 bit	Ch0, 16 bit	Ch1, 8 bit	Ch1, 16 bit	~	Ň	Ň	Ň
х				1/1	1/1	1/1	1/1
	х			1/2	1/2	1/2	1/2
x		x		n.a.	1/2	n.a.	1/2
	х		х	n.a.	1/4	n.a.	1/4

How to read this table: If you have installed the standard amount of 64 MByte on your 7021 board and you want to replay samples with a width of 32 bit (16 bit on both modules), you have a total maximum memory of 64 MByte * 1/4 = 16 MSample for your data.

The maximum settings for the post counter are limited by the hardware, because the post counter has a limited range for counting. The settings depend on the number of activated channels, as the table below is showing.

Maximum posttrigger in MSamples

Activated ch Ch0, 8 bit	annels and sample Ch0, 16 bit	width Ch1, 8 bit	Ch1, 16 bit	7210	7211	7220	7221
х				256	256	256	256
	x			128	128	128	128
x		x		n.a.	256	n.a.	256
	x		x	n.a.	128	n.a.	128

The amount of memory that can be used either for the memsize and the postcounter values can only be set by certain steps. These steps are results of the internal memory organization. For this reason these steps also define the minimum size for the data memory and the postcounter. The values depend on the number of activated channels and on the type of board being used. The minimum stepsizes for setting up the memsize and the postcounter are shown in the table below.

Minimum and stepsize of memsize and posttrigger in samples

Activated cho Ch0, 8 bit	Ch0, 16 bit	width Ch1, 8 bit	Ch1, 16 bit	7210	7211	7220	7221
х				64	64	64	64
	x			32	32	32	32
x		x		n.a.	64	n.a.	64
	x		x	n.a.	32	n.a.	32

Starting without interrupt (classic mode)

Command register

Registe	r	Value	Direction	Description		
SPC_CO	MMAND	0	read/write	Command register of the board.		
	SPC_START	10	Starts the boar	tarts the board with the current register settings.		
	SPC_STOP	20	Stops the boar	d manually.		

In this mode the board is started by writing the SPC_START value to the command register. All settings like for example the size of memory and postcounter, the number of activated channels and the trigger settings must have been programmed before. If the start command has been given, the setup data is transferred to the board and the board will start.

If your board has relays to switch between different settings a programmed time will be waited to prevent having the influences of the relays settling time in the signal. For additional information please first see the chapter about the relay settling time. You can stop the board at any time with the command SPC_STOP. This command will stop immediately.


Once the board has been started, it is running totally independent from the host system. Your program has full CPU time to do any calculations or display. The status register shown in the table below shows the current status of the board. The most simple programming loop is simply waiting for the status SPC_READY. This status shows that the board has stopped automatically.

The read only status register can be read out at any time, but it is mostly used for polling on the board's status after the board has been started. However polling the status will need CPU time.

Status register

Register	Register		Direction	Description		
SPC_STA	SPC_STATUS		read	Status register, of the board.		
	SPC_RUN		Indicates that the board has been started and is waiting for a triggerevent.			
	SPC_TRIGGER		Indicates that t	he board is running and a triggerevent has been detected.		
SPC_READY		20	Indicates that t	he board has stopped.		

The following shortened excerpt of a sample program gives you an example of how to start the board in classic mode and how to poll for the SPC_READY flag. It is assumed that all board setup has been done before.



Starting with interrupt driven mode

In contrast to the classic mode, the interrupt mode has no need for polling for the board's status. Starting your board in the interrupt driven mode does in the main not differ from the classic mode. But there has to be done some additional programming to prevent the program from hanging. The SPC_STARTANDWAIT command doesn't return until the board has stopped. Big advantage of this mode is that it doesn't waste any CPU time for polling. The driver is just waiting for an interrupt and the System has full CPU time for other jobs. To benefit from this mode it is necessary to set up a program with at least two different tasks: One for starting the board and to be blocked waiting for an interrupt. The other one to make any kind of calculations or display activities.

Command register

F	Register SPC_COMMAND		Value	Direction	Description
S			0	read/write	Command register, of the board.
_	SPC_STARTANDWAIT		11	Starts the boar	d with the current register settings in the interrupt driven mode.
	SPC_STOP 20		20	Stops the board	d manually.



If the board is started in the interrupt mode the task calling the start function will not return until the board has finished. If no trigger event is found or the external clock is not present, this function will wait until the program is terminated from the taskmanager (Windows) or from another console (Linux).

To prevent the program from this deadlock, a second task must be used which can send the SPC_STOP signal to stop the board. Another possibility, that does not require the need of a second task is to define a timeout value.

Register	Value	Direction	Description
SPC_TIMEOUT	295130	read/write	Defines a time in ms after which the function SPC_STARTANDWAIT terminates itself. Writing a zero defines infinite wait

This is the easiest and safest way to use the interrupt driven mode. If the board started in the interrupts mode it definitely will not return until either the recording has finished or the timeout time has expired. In that case the function will return with an error code. See the appendix for details.

The following excerpt of a sample program gives you an example of how to start the board in the interrupt driven mode. It is assumed that all board setup has been done before.

<pre>SpcSetParam (hDrv, SPC_TIMEOUT, 1000); nErr = SpcSetParam (hDrv, SPC_COMMAND, SPC_STARTANDWAIT);</pre>	<pre>// Define the timeout to 1000 ms = 1 second // Starts the board in the interrupt driven mode</pre>
<pre>if (nErr == ERR_TIMEOUT) printf ("No trigger found. Timeout has expired.\n");</pre>	// Checks for the timeout

An example on how to get a second task that can do some monitoring on the running task and eventually send the SPC_STOP command can be found on the Spectrum driver CD that has been shipped with your board. The latest examples can also be down loaded via our website at www.spectrum-instrumentation.com.

Data organization

In standard mode tha data is organized on the board in two memory channels, named memory channel 0 and memory channel 1. Be aware that these memory channels are something different than the board channels. The data in memory is organized depending on the used channels and the type of board. This is a result of the internal hardware structure of the board.

Activate width	ed chann	channels and sample-Sample ordering in standard mode on memory channel O							Sample ordering in standard mode on memory channel 1														
Ch0, 8 bit	Ch0, 16 bit	Ch1, 8 bit	Ch1, 16 bit																				
х				A0	A1	A2	A3	A4	A5	A6	A7	A8	A9										
	x			A0	A1	A2	A3	A4	A5	A6	A7	A8	A9										
x		x		A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	BO	B1	B2	B3	B4	B5	B6	B7	B8	B9
	x		x	A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	BO	B1	B2	B3	B4	B5	B6	B7	B8	B9

The samples are re-named for better readability. A0 is a 16 bit sample 0 of memory channel 0, B4 is a 16 bit sample 4 of memory channel 1, ...

Writing data with SpcSetData

The function SpcSetData enables you to write data to the on-board memory before starting the generation. Depending on your operation system, the function is called with a different amount of parameters. Please refer to the relating chapter earlier in this manual. The examples in this section are written in Visual C++ for Windows, so the examples differ a little bit for the use with linux.

As the data is written individually for every memory channel, it is important to know where the data has to be stored. Please refer to the data organization section, to get the information you need first.

The function SpcSetData has two parameters that allow you to write in any position of the replay memory. That can be very helpful if only parts of the signal should be exchanged. However the user must make sure that the complete replay memory is filled with appropriate data.

The value 'start' as a 32 bit integer value

This value defines the start of the memory area to be written in samples. This result is, that you do not need to care for the number of bytes a single sample contains. If you want to write the whole memory at once this value must be set to 0.

The value 'len' as a 32 bit integer value

This value defines the number of samples that are written, beginning with the first sample defined by the 'start' value mentioned above. If you want to write to the whole on-board memory you need to set a memsize value for the board before starting the generation. This memsize must be a total memsize for all channels that are generated from that memory channel. As a result that means if generating two channels from memory channel 0 the "len" value must be set to "2 * memsize".

Multiplexed data

Depending on the activated channels and the board type several channels could be stored in one memory channel. As a result that means that "start" and "len" parameter have to be multiplied by the number of channels per memory channel (module). If for example two channels have are replayed from one memory channel a call like:


SpcSetData (hDrv, 0, 2 * 4096, 2 * 2048, Data);

writes data of both channels to memory channel 0 starting at sample position 4k and a length of 2k. The Data array must of course hold data of both channels (in that case 2 * 2k = 4k of data) multiplexed as shown above.

Standard mode

Writing data to the memory is really easy, if a replay mode is used, that stores non multiplexed data in the dedicated memory channels. The next example shows, how to write the data before replaying two channels without multiplexing to both memory channels.

If you use two channels for replay using only one memory channel, the data in the memory channel(s) has to be multiplexed and needs to be sorted by the user. The following example shows how to sort the data for the replay of two channels using memory channel 0.



Sample format


Either 8 bit as well as 16 bit samples are stored in memory as 16 bit integer values. Therefore 8 bit data is stored multiplexed in memory. Due to the internal structure of the board the sample format depends on the used output mode (standard/non FIFO or FIFO mode) and on the sample width. The following table shows the sample format for the standard mode. The format for the use in FIFO mode can be found in the dedicated chapter of this manual.

Bit	Memor	y channel 0	Memor	y channel 1	
	MOD0_8BIT	MOD0_16BIT	MOD1_8BIT	MOD1_16BIT	
D15	N+1 Sample Bit 7 (MSB)	N Sample Bit 15 (MSB)	N+1 Sample Bit 7 (MSB)	N Sample Bit 15 (MSB)	
D14	N+1 Sample Bit 6	N Sample Bit 14	N+1 Sample Bit 6	N Sample Bit 14	
D13	N+1 Sample Bit 5	N Sample Bit 13	N+1 Sample Bit 5	N Sample Bit 13	
D12	N+1 Sample Bit 4	N Sample Bit 12	N+1 Sample Bit 4	N Sample Bit 12	
D11	N+1 Sample Bit 3	N Sample Bit 11	N+1 Sample Bit 3	N Sample Bit 11	
D10	N+1 Sample Bit 2	N Sample Bit 10	N+1 Sample Bit 2	N Sample Bit 10	
D9	N+1 Sample Bit 1	N Sample Bit 9	N+1 Sample Bit 1	N Sample Bit 9	
D8	N+1 Sample Bit 0 (LSB)	N Sample Bit 8	N+1 Sample Bit 0 (LSB)	N Sample Bit 8	
D7	N Sample Bit 7 (MSB)	N Sample Bit 7	N Sample Bit 7 (MSB)	N Sample Bit 7	
D6	N Sample Bit 6	N Sample Bit 6	N Sample Bit 6	N Sample Bit 6	
D5	N Sample Bit 5	N Sample Bit 5	N Sample Bit 5	N Sample Bit 5	
D4	N Sample Bit 4	N Sample Bit 4	N Sample Bit 4	N Sample Bit 4	
D3	N Sample Bit 3	N Sample Bit 3	N Sample Bit 3	N Sample Bit 3	
D2	N Sample Bit 2	N Sample Bit 2	N Sample Bit 2	N Sample Bit 2	
D1	N Sample Bit 1	N Sample Bit 1	N Sample Bit 1	N Sample Bit 1	
D0	N Sample Bit O (LSB)	N Sample Bit O (LSB)	N Sample Bit O (LSB)	N Sample Bit O (LSB)	

FIFO Mode


Overview

General Information



The FIFO mode allows to record data continuously and transfer it online to the PC (acquisition boards) or allows to write data continuously from the PC to the board (generation boards). Therefore the on-board memory of the board is used as a continuous buffer. On the PC the data can be used for any calculation or can be written to hard disk while recording is running (acquisition boards) or the data can be read from hard disk and calculated online before writing it to the board.

FIFO mode uses interrupts and is supported by the drivers on 32 bit and 64 bit operating systems. Start of FIFO mode waits for a trigger event. If you wish to start FIFO mode immediately, you may use the software trigger. FIFO mode can be used together with the options Multiple Recording/Replay and Gated Sampling/Replay. Details on this can be found in the appropriate chapters about the options.



Background FIFO Write

On the hardware side the memory is split in two buffers of the same length. These buffers can be up to half of the on-board memory in size. The driver holds up to 256 software buffers of the same length as the hardware buffers. Whenever a hardware buffer is empty and all data replayed the hardware generates an interrupt and the driver transfers the next software buffer to the empty hardware buffer. The driver is doing this job automatically in the background. After driver has finsihed transferring the data the application software gets a signal and can generate data or load the next buffer from hard disk.

After processing the data the application software tells the driver that the data in the software buffer is valid and can again be used for data generation. This two stages buffering has big advantages when running FIFO mode at the speed limit. The software buffers expand the generation time that can be buffered and protects the whole system against buffer underruns.

Speed Limitations

The FIFO mode is running continuously all the time. Therefore the data must be read out from the board (data acquisition) or written to the board (data generation) at least with the same speed that it is recorded/replayed. If data is read out from the board or written to the board more slowly, the hardware buffers will overrun at a certain point and FIFO mode is stopped.

One bottleneck with the FIFO mode is the PCI bus. The standard PCI bus is theoretically capable of transferring data with 33 MHz and 32 Bit. As a result a maximum burst transfer rate of 132 MByte per second can be achieved. As several devices can share the PCI bus this maximum transfer rate is only available to a short transfer burst until a new bus arbitration is necessary. In real life the continuous transfer rate is limited to approximately 100-110 MBytes per second. The maximum FIFO speed one can achieve heavily depends on the PC system and the operating system and varies from system to system.

The maximum sample rate one can run in continuous FIFO mode depends on the number of activated channels:

	Theoretical maximum sample rate	PCI Bus Throughput
1 Channel	50 MS/s	[1 Channel] x [2 Bytes per sample] * 50 MS/s = 100 MB/s
2 Channels	25 MS/s	[2 Channels] x [2 Bytes per sample] * 25 MS/s = 100 MB/s
4 Channels	12.5 MS/s	[4 Channels] x [2 Bytes per sample] * 12.5 MS/s = 100 MB/s
8 Channels	6.25 MS/s	[8 Channels] x [2 Bytes per sample] * 6.25 MS/s = 100 MB/s

When using FIFO mode together with one of the options that allow to have gaps in the generation like Multiple Replay or Gated Replay one can even run the board with higher sample rates. It just has to be sure that the average sample rate (calculated with generation time and gap) does not exceed the above mentioned sample rate limitations.

The sample rate that can be run in one of these mode is depending on the number of channels that have been activated. Due to the internal structure of the board this is limited to a internal throughput of 250 MB/s (250 MS/s):

	Maximum sample rate that can be programmed	Internal throughput
1 Channel	125 MS/s	[1 Channel] x [2 Bytes per sample] x 125 MS/s = 250 MB/s
2 Channels	62.5 MS/s	[2 Channels] x [2 Bytes per sample] x 62.5 MS/s = 250 MB/s
4 Channels	31.25 MS/s	[4 Channels] x [2 Bytes per sample] x 31.25 MS/s = 250 MB/s
8 Channels	15.625 MS/s	[8 Channels] x [2 Bytes per sample] x 15.625 MS/s = 250 MB/s

Programming

The setup of FIFO mode is done with a few additional software registers described in this chapter. All the other settings can be used as described before. In FIFO mode the register SPC_MEMSIZE and SPC_POSTTRIGGER are not used.

Software Buffers

This register defines the number of software buffers that should be used for FIFO mode. The number of hardware buffers is always two and can not be changed by software.

Register	Value	Direction	Description
SPC_FIFO_BUFFERS	60000	r/w	Number of software buffers to be used for FIFO mode. Value has to be between 2 and 256

When this manual was printed there are a total of 256 buffers possible. However if there are changes and enhancements to the driver in the future it will be informative to read out the number of buffers the new driver version can hold.

Register	Value Direction		Description			
SPC_FIFO_BUFADRCNT	60040	r	Read out the number of available FIFO buffers			

The length of each buffer is defined in bytes. This length is used for hardware and software buffers as well. Both have the same length. The maximum length that can be used is depending on the installed on-board memory.

Register	Value	Direction	Description
SPC_FIFO_BUFLEN	60010	r/w	Length of each buffer in bytes. Must be a multiple of 1024 bytes.

Each FIFO buffer can be a maximum of half the memory. Be aware that the buffer length is given in overall bytes not in samples. Therefore the value has to be calculated depending on the activated channels and the resolution of the board:

Analog acquisition or generation boards

	Buffer length to be programmed in Bytes						
	8 bit resolution	12 bit resolution	14 bit resolution	16 bit resolution			
1 Channel	1 x [Samples in Buffer]	1 x 2 x [Samples in Buffer]	1 x 2 x [Samples in Buffer]	1 x 2 x [Samples in Buffer]			
2 Channels	2 x [Samples in Buffer]	2 x 2 x [Samples in Buffer]	2 x 2 x [Samples in Buffer]	2 x 2 x [Samples in Buffer]			
4 Channels	4 x [Samples in Buffer]	4 x 2 x [Samples in Buffer]	4 x 2 x [Samples in Buffer]	4 x 2 x [Samples in Buffer]			
8 Channels	8 x [Samples in Buffer]	8 x 2 x [Samples in Buffer]	8 x 2 x [Samples in Buffer]	8 x 2 x [Samples in Buffer]			

Digital I/O (701x or 702x) or pattern generator boards (72xx)

Buffer length to be programmed in Bytes								
 8 bit mode	16 bit mode	32 bit mode	64 bit mode					
[Samples in Buffer]	2 x [Samples in Buffer]	4 x [Samples in Buffer]	8 x [Samples in Buffer]					

Digital I/O board 7005 only

	Buffer length to be programmed in Bytes									
	1 bit mode	2 bit mode	4 bit mode	8 bit mode	16 bit mode					
1 Channel	1/8 x [Samples in Buffer]	1/4 x [Samples in Buffer]	1/2 x [Samples in Buffer]	[Samples in Buffer]	2 x [Samples in Buffer]					

We at Spectrum achieved best results when programming the buffer length to a number of samples that can hold approximately 100 ms of data. However if going to the limit of the PCI bus with the FIFO mode or when having buffer overruns it can be useful to have larger FIFO buffers to buffer more data in it.

When the goal is a fast update in FIFO mode smaller buffers and a larger number of buffers can be a better setup.


Register	Value	Direction	Description				
SPC_FIFO_BUFADR0	60100	r/w	address of FIFO buffer 0. Must be allocated by application program				
SPC_FIFO_BUFADR1	60101	r/w	address of FIFO buffer 1. Must be allocated by application program				
SPC_FIFO_BUFADR255	60355	r/w	address of FIFO buffer 255. Must be allocated by application program				

The driver handles the programmed number of buffers. To speed up FIFO transfer the driver uses buffers that are allocated and maintained by the application program. Before starting the FIFO mode the addresses of the allocated buffers must be set to the driver.

Example of FIFO buffer setup. Neither memory allocation nor error checking is done in the example to improve readability:

// setup FIFO buffers SpcSetParam (hDrv, SPC FIFO BUFFERS,	64);	// 64 FIFO buffers used in the example
SpcSetParam (hDrv, SPC_FIFO_BUFLEN,	8192);	<pre>// Each FIFO buffer is 8 kBytes long</pre>
// allocate memory for data		
for $(i = 0; i < 64; i++)$		
pnData[i] = (ptr16) malloc (8192);		<pre>// memory allocation for 12, 14, 16 bit analog boards</pre>
		// and digital boards
<pre>// pbyData[i] = (ptr8) malloc (8192);</pre>		<pre>// memory allocation for 8 bit analog boards</pre>
<pre>// tell the used buffer adresses to t</pre>	he driver -	
for $(i = 0; i < 64; i++)$		
nErr = SpcSetParam (hDrv, SPC_FIFO_BUFADR	0 + i, (in	t32) pnData[i]); // for 12, 14, 16 bit analog boards
		<pre>// and digital boards only</pre>
<pre>// nErr = SpcSetParam (hDrv, SPC_FIFO_BUFAI</pre>	DRO + i, (int32) pbyData[i]); // for 8 bit analog boards only

When using 64 bit Linux systems it is necessary to program the buffer addresses using a special function as the SpcSetParam function is limited to 32 bit as a parameter. Under 64 bit Linux systems all addresses are 64 bit wide. Please use the function SpcSetAdr as described in the introduction and shown in the example below:



Buffer processing

The driver counts all the software buffers that have been transferred. This number can be read out from the driver to know the exact amount of data that has been transferred.

Register	Value Direction		Description			
SPC_FIFO_BUFCOUNT	60020	r	Number of transferred buffers until now			

If one knows before starting FIFO mode how long this should run it is possible to program the number of buffers that the driver should process. After transferring this number of buffer the driver will automatically stop. If FIFO mode should run endless a zero must be programmed to this register. Then the FIFO mode must be stopped by the user.

Register Value		Direction	Description			
SPC_FIFO_BUFMAXCNT	60030	r/w	Number of buffers to be transferred until automatic stop. Zero runs endless			

FIFO mode

In normal applications the FIFO mode will run in a loop and process one buffer after the other. There are a few special commands and registers for the FIFO mode:

Register	Register Va		Direction	Description		
SPC_CO	SPC_COMMAND		w	Command register. Allowed values for FIFO mode are listed below		
	SPC_FIFOSTART	12	Starts the FIFO mode and waits for the first data interrupt			
	SPC_FIFOWAIT	13	Waits for the next buffer interrupt			
	SPC_FIFOSTARTNOWAIT	14	Start the card o	and return immediately without waiting for the first data interrupt		
]	SPC_STOP	20	Stops the FIFO	mode		

The start command and the wait command both wait for the signal from the driver that the next buffer has to be processed. This signal is generated by the driver on receiving an interrupt from the hardware. While waiting none of these commands waste cpu power (no polling mode). If for any reason the signal is not coming from the hardware (e.g. trigger is not found) the FIFO mode must be stopped from a second task with a stop command.

This handshake command tells the driver that the application has finished it's work with the software buffer. The both commands SPC_FIFOWAIT (SPC_FIFOSTART) and SPC_FIFO_BUFFERS form a simple but powerful handshake protocol between application software and board driver.

Register	Value	Direction	Description				
SPC_FIFO_BUFREADY	60050	w	FIFO mode handshake. Application has finished with that buffer. Value is index of buffer				



Backward compatibility: This register replaces the formerly known SPC_FIFO_BUFREADY0... SPC_FIFO_BUFREADY15 commands. It has the same functionality but can handle more FIFO buffers. For backward compatibility the older commands still work but are still limited to 16 buffers.

Example FIFO generation mode

This example shows the main loop of a FIFO generation. The example is a part of the FIFO examples that are available for each board on CD. The example simply calls a routine for output data calculation and counts the buffers that has been processed.

FIFO generation example:

```
/ ----- fill the first buffers with data -----
for (i=0; i<MAX BUF; i++)</pre>
    vCalcOutputData (pnData[i], BUFSIZE);
     ---- start the board -----
nBufIdx = 0;
lCommand = SPC FIFOSTART;
lBufCount = 0;
printf ("Start\n");
do
    nErr = SpcSetParam (hDrv, SPC_COMMAND,
                                                        lCommand);
     lCommand = SPC FIFOWAIT;
    // ----- driver requests next buffer: calculate it or load if from disk ----- printf ("Buffer %d\n", lBufCount); vCalcOutputData (pnData[nBufIdx], BUFSIZE);
     // ----- buffer is ready -----
    SpcSetParam (hDrv, SPC_FIFO_BUFREADY,
                                                        nBufIdx);
     // ----- next Buffer -----
     lBufCount++;
    nBufIdx++;
     if (nBufIdx == MAX BUF)
         nBufIdx = 0;
while (nErr == ERR OK);
```

Before starting the FIFO output all software buffers must be filled once with data. The driver immediately transfers data to the hardware after receiving the start command.



Data organization

When using FIFO mode data in memory is organized in some cases a little bit different then in standard mode. This is a result of the internal hardware structure of the board. The organization of data is depending on the activated channels:

Activated channels and sample- Sample ordering in FIFO buffer

width																						
Ch0, 8 bit	Ch0, 16 bit	Ch1, 8 bit	Ch1, 16 bit																			
x	10.5	0.511	10 81	A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	
	x			A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	
x		x		YO	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9	Y10	Y11	Y12	Y13	Y14	Y15	Y16	Y17	
	x		x	A0	BO	A1	B1	A2	B2	A3	B3	A4	B4	A5	B5	A6	B6	A7	B7	A8	B8	

The samples are re-named for better readability. A0 is a 16 bit sample 0 of channel 0, B4 is a 16 bit sample 4 of channel 1, ... The 16 bit samples re-named as Y contain the data for both 8bit channels as described in the passage related to the sample format in FIFO mode.

The following example shows how to write the 16 bit samples when using both modules in FIFO mode:

```
for (i = 0; i < lBufferSizeInSamples; i+=2)
{
    FIFOBuffer[i + 0] = Data[0][i/2];
    FIFOBuffer[i + 1] = Data[1][i/2];
}</pre>
```

Sample format

Either 8 bit as well as 16 bit samples are stored in memory as 16 bit integer values. Therefore 8 bit data is stored multiplexed in memory. Due to the internal structure of the board the sample format depends on the used output mode (standard/non FIFO or FIFO mode) and on the sample width. The following table shows the sample format for the standard mode. The format for the use in FIFO mode can be found in the dedicated chapter of this manual.

Bit	MOD0_8BIT	MOD0_16BIT	MOD0_8BIT MOD1_8BIT	MOD0_16BIT MOD1_16BIT
D15	N+1 sample, bit 7 (MSB)	N sample, bit 15 (MSB)	Module 1 N sample, bit 7 (MSB)	N sample, bit 15 (MSB)
D14	N+1 sample, bit 6	N sample, bit 14	Module 1 N sample, bit 6	N sample, bit 14
D13	N+1 sample, bit 5	N sample, bit 13	Module 1 N sample, bit 5	N sample, bit 13
D12	N+1 sample, bit 4	N sample, bit 12	Module 1 N sample, bit 4	N sample, bit 12
D11	N+1 sample, bit 3	N sample, bit 11	Module 1 N sample, bit 3	N sample, bit 11
D10	N+1 sample, bit 2	N sample, bit 10	Module 1 N sample, bit 2	N sample, bit 10
D9	N+1 sample, bit 1	N sample, bit 9	Module 1 N sample, bit 1	N sample, bit 9
D8	N+1 sample, bit 0 (LSB)	N sample, bit 8	Module 1 N sample, bit 0 (LSB)	N sample, bit 8
D7	N sample, bit 7 (MSB)	N sample, bit 7	Module 0 N sample, bit 7 (MSB)	N sample, bit 7
D6	N sample, bit 6	N sample, bit 6	Module 0 N sample, bit 6	N sample, bit 6
D5	N sample, bit 5	N sample, bit 5	Module 0 N sample, bit 5	N sample, bit 5
D4	N sample, bit 4	N sample, bit 4	Module 0 N sample, bit 4	N sample, bit 4
D3	N sample, bit 3	N sample, bit 3	Module 0 N sample, bit 3	N sample, bit 3
D2	N sample, bit 2	N sample, bit 2	Module 0 N sample, bit 2	N sample, bit 2
D1	N sample, bit 1	N sample, bit 1	Module 0 N sample, bit 1	N sample, bit 1
DO	N sample, bit 0 (LSB)	N sample, bit 0 (LSB)	Module 0 N sample, bit 0 (LSB)	N sample, bit 0 (LSB)

<u>Overview</u>

The Spectrum boards offer a wide variety of different clock modes to match all the customers needs. All the clock modes are described in detail with programming examples below. This chapter simply gives you an overview which clock mode to select:

Standard internal sample rate

PLL with internal 40 MHz reference. This is the easiest way to generate a sample rate with no need for additional external clock signals. The sample rate has a fine resolution.

Quartz and divider

Internal quarz clock with divider. For applications that need a lower clock jitter than the PLL produces. The possible sample rates are restricted to the values of the divider.

External reference clock

PLL with external 1 MHz to 125 MHz reference clock. This provides a very good clock accuracy if a stable external reference clock is used. It also allows the easy synchronization with an external source.

Direct external clock

Any clock can be fed in that matches the specification of the board. The external clock signal can be used to synchronize the board on a system clock or to feed in an exact matching sample rate.



Direct external clock is not available for MC.49xx/MX.49xx cards. Please use external reference clock mode instead.

External clock with divider

The externally fed in clock can be divided to generate a low-jitter sample rate of a slower speed than the external clock available.



Direct external clock with divider is not available for MC.49xx/MX.49xx cards. Please use external reference clock mode instead.

There is a more detailed description of the clock generation part available as an application note. There some more background information and details of the internal structure are explained.

Internally generated sample rate

Standard internal sample rate

The internal sample rate is generated in default mode by a PLL and dividers out of an internal 40 MHz frequency reference. In most cases the user does not need to care on how the desired sample rate is generated by multiplying and dividing internally. You simply write the desired sample rate to the according register shown in the table below. If you want to make sure the sample rate has been set correctly you can also read out the register and the driver will give you back the sample rate that is matching your desired one best.

Register	Value	Direction	Description
SPC_SAMPLERATE	20000	w	Defines the sample rate in Hz for internal sample rate generation.
		r	Read out the internal sample rate that is nearest matching to the desired one.

If a sample rate is generated internally, you can additionally enable the clock output. The clock will be available on the external clock connector and can be used to synchronize external equipment with the board.

Register	Value	Direction	Description
SPC_EXTERNOUT 20110		r/w	Enables clock output on external clock connector. Only possible with internal clocking. (old name)
SPC_CLOCKOUT	20110	r/w	Enables clock output on external clock connector. Only possible with internal clocking. (new name)

Example on writing and reading internal sample rate

<pre>SpcSetParam (hDrv, SPC_SAMPLERATE, 1000000);</pre>	// Set internal sample rate to 1 MHz
<pre>SpcSetParam (hDrv, SPC_CLOCKOUT, 1); SpcGetParam (hDrv, SPC SAMPLERATE, &lSamplerate);</pre>	<pre>// enable the clock output of that 1 MHz // Read back the sample rate that has been programmed</pre>
<pre>printf ("Samplerate = %d\n", lSamplerate);</pre>	<pre>// print it. Output should be "Samplerate = 1000000"</pre>

Minimum internal sample rate

The minimum internal sample rate is limited on all boards to 1 kHz and the maximum sample rate depends on the specific type of board. The maximum sample rates for your type of board are shown in the tables below.

Maximum internal sample rate in MS/s normal mode

	nels and sample	210	7211	220	51		
Ch0, 8 bit	Ch0, 16 bit	Ch1, 8 bit	Ch1, 16 bit	72	72	72	722
х				10	10	40	40
	x			10	10	40	40
x		х		n.a.	10	n.a.	40
	x		x	n.a.	5	n.a.	40

Using plain quartz without PLL

In some cases it is useful for the application not to have the on-board PLL activated. Although the PLL used on the Spectrum boards is a lowjitter version it still produces more clock jitter than a plain quartz oscillator. For these cases the Spectrum boards have the opportunity to switch off the PLL by software and use a simple clock divider.

Register	Value	Direction	Description
SPC_PLL_ENABLE	20030	r/w	A $_{\scriptscriptstyle \rm M}1^{\scriptscriptstyle \prime\prime}$ enables the PLL mode (default) or disables it by writing a 0 to this register

The sample rates that could be set are then limited to the quartz speed divided by one of the below mentioned dividers. The quartz used on the board is similar to the maximum sample rate the board can achieve. As with PLL mode it's also possible to set a desired sample rate and read it back. The result will then again be the best matching sample rate.

Available divider values

1	2	4	8	10	16	20	40	50	80	100	200
400	500	800	1000	2000							

External reference clock

Register	r	Value	Direction Description	
SPC_REF	ERENCECLOCK	20140	r/w	Programs the external reference clock in the range from 1 MHz to 125 MHz.
	0		Internal referen	ce is used for internal sample rate generation.
	External sample rate in Hz as an inte	ger value	External refere	nce is used. You need to set up this register exactly to the frequency of the external fed in clock.

If you have an external clock generator with a extremly stable frequency, you can use it as a reference clock. You can connect it to the external clock connector and the PLL will be fed with this clock instead of the internal reference. Due to the fact that the driver needs to know the external fed in frequency for an exact calculation of the sample rate you must set the the SPC_REFERENCECLOCK register accordingly. The driver automatically sets the PLL to achieve the desired sample rate. Therefore it examines the reference clock and the sample rate registers.

Example of reference clock:

```
SpcSetParam (hDrv, SPC_EXTERNAL, 0); // Set to internal clock
SpcSetParam (hDrv, SPC_REFERENCECLOCK, 1000000); // Reference clock that is fed in is 10 MHz
SpcSetParam (hDrv, SPC_SAMPLERATE, 2500000); // We want to have 25 MHz as sample rate
```

Termination of the clock input

If the external connector is used as an input, either for feeding in an external reference clock or for external clocking you can enable a 110 Ohm termination on the board. If the termination is disabled, the impedance is several Kiloohm. Please make sure that your source is capable of driving that current and that it still fulfills the clock input specification as given in the technical data section.

Register	Value	Direction	Description
SPC_CLOCK1100HM	20120		A $_{\rm w}1''$ enables the 110 Ohm termination at the external clock connector. Only possible, when using the external connector as an input.

External clocking

Direct external clock

An external clock can be fed in on the external clock connector of the board. This can be any clock, that matches the specification of the board. The external clock signal can be used to synchronize the board on a system clock or to feed in an exact matching sample rate.

Register	Value	Direction	Description
SPC_EXTERNALCLOCK	20100	r/w	Enables the external clock input. If external clock input is disabled, internal clock will be used.

The maximum values for the external clock is board dependant and shown in the table below.

Termination of the clock input

If the external connector is used as an input, either for feeding in an external reference clock or for external clocking you can enable a 110 Ohm termination on the board. If the termination is disabled, the impedance is several Kiloohm. Please make sure that your source is capable of driving that current and that it still fulfills the clock input specification as given in the technical data section.

Register	Value	Direction	Description
SPC_CLOCK1100HM	20120	r/w	A $_{\rm w}$ 1 $''$ enables the 110 Ohm termination at the external clock connector. Only possible, when using the external connector as an input.

Minimum external sample rate

The minimum external sample rate is limited on all boards to DC and the maximum sample rate depends on the specific type of board. The maximum sample rates for your type of board are shown in the tables below.

Maximum external samplerate in MS/s

Activated cha Ch0, 8 bit	nnels and sample Ch0, 16 bit	width Ch1, 8 bit	Ch1, 16 bit	7210	7211	7220	7221
x				10	10	40	40
	x			10	10	40	40
x		х		n.a.	10	n.a.	40
	x		x	n.a.	5	n.a.	40



An external sample rate above the mentioned maximum can cause damage to the board.

Ranges for external sample rate

Due to the internal structure of the board it is essential to know for the driver in which clock range the external clock is operating. The external range register must be set according to the clock that is fed in externally.

Registe	r	Value	Direction Description			
SPC_EXT	ernrange	20130	read/write	Defines the range of the actual fed in external clock. Use one of the below mentioned ranges		
	EXRANGE_SINGLE	2	External Range Single			
	EXRANGE_BURST_S	4	External Range	Burst S		
	EXRANGE_BURST_M	8	External Range	Burst M		
	EXRANGE_BURST_L	16	External Range Burst X			
	EXRANGE_BURST_XL	32	External Range Burst XL			



The range must not be left by more than 5 % when the board is running. Remember that the ranges depend on the activated channels as well, so a different board setup for external clocking must always include the related clock ranges.

This table below shows the ranges that are defined by the different range registers mentioned above. The range depends on the activated channels and the mode the board is used in. Please be sure to select the correct range. Otherwise it is possible that the board will not run properly.

Activate	d channels	s and sam	plewidth	Mode	EXRANGE_SINGLE	EXRANGE_BURST_S	EXRANGE_BURST_M	EXRANGE_BURST_L	EXRANGE_BURST_XL
Ch0 8 bit	Ch0 16 bit	Ch1 8 bit	Ch1 16 bit						
х				Standard/FIFO	< 10 MS/s		10 MS/s to max		
	x			Standard/FIFO	< 5 MS/s	5 MS/s to 10 MS/s	10 MS/s to max		
x		x		Standard	< 10 MS/s		10 MS/s to max		
x		x		FIFO	< 5 MS/s	5 MS/s to 10 MS/s	10 MS/s to max		
	x		x	Standard	< 5 MS/s	5 MS/s to 10 MS/s	10 MS/s to max		
	x		x	FIFO	< 2.5 MS/s	2.5 MS/s to 5 MS/s	5 MS/s to max		

How to read this table? If you have activated channel 0 and channel 1 for 16 bit samplewidth and are using the board in standard mode (not FIFO) and your external clock is known to be around 15 MS/s you have to set the EXRANGE_BURST_M for the external range.

Example:

<pre>SpcSetParam (hDrv, SPC_CHENABLE, MOD0_16BIT MOD1_16BIT);</pre>	<pre>// activate 16 bit samplewidth on both modules</pre>
SpcSetParam (hDrv, SPC_EXTERNALCLOCK, 1);	// activate external clock
<pre>SpcSetParam (hDrv, SPC_EXTERNRANGE, EXRANGE_BURST_S);</pre>	<pre>// set external range to Burst S</pre>

External clock with divider

The extra clock divider can be used to divide an external fed in clock by a fixed value. The external clock must be > 1 MS/s. This divided clock is used as a sample clock for the board.

Regist	gister Value				Direct	irection Description					
SPC_CI	_CLOCKDIV 20040				read/v	nplerate. Allowed values are listed below					
Availal 1 400	ble divid 2 500	er value 4 800	s 8 1000	10 2000	16	20	40	50	80	100	200

Trigger modes and appendant registers

General Description

Concerning the trigger modes of the Spectrum MI, MC and MX D/A boards, you can choose between three external TTL trigger modes and one internal software trigger. This chapter is about to explain the different trigger modes and setting up the board's registers for the desired mode. Every digital Spectrum board has dedicated lines in the multipin connector for feeding in an external trigger signal and for outputting a trigger signal of an external trigger event. Although two seperate lines for trigger in and out are available through the multipin connector, it is not possible to output the internal software trigger event. The trigger outputs therefore can be used only if an external trigger is fed in or your digital board has additional internal trigger modes besides the software trigger. This can be used to trigger other boards or other external equipment.

Software trigger

The software trigger is the easiest way of triggering any Spectrum board. The acquisition or replay of data will start immediately after starting the board. The only delay results from the time the board needs for its setup.



Register Value			Direction	Description			
SPC_TRI	GGERMODE	40000	r/w Sets the triggermode for the board.				
	TM_SOFTWARE	0	Sets the trigger mode to software, so that the recording/replay starts immediately.				

In addition to the softwaretrigger (free run) it is also possible to force a triggerevent by software while the board is waiting for an internal or external trigger event. Therefore you can use the board command shown in the following table.

Regist	Register Value		Direction	Description		
SPC_COMMAND 0		r/w	Command register of the board.			
	SPC_FORCETRIGGER	16	Forces a trigge	r event if the hardware is still waiting for a trigger event. Needs a base board hardware version \ge 7.x.		

If you want to synchronize external equipment with your Spectrum board, you can additionally enable the external trigger output. As mentioned before there will be no output signal, if the internal software trigger mode is used.

Due to the structure of the digital boards the trigger output will be automatically enabled, when the external TTL trigger input is used. Trigger output is not available if software trigger is used.

Register	Value	Direction	Description	
SPC_TRIGGEROUT			Enables the output driver of the external trigger connector to output an internal trigger event, except the internal software trigger.	
	0	The trigger output is not used and the line driver is disabled. Will be ignored, when external trigger input is used.		
	1	The trigger out	put is used as an output that indicates a detected internal trigger event.	

Example for setting up the software trigger:

```
SpcSetParam (hDrv, SPC_TRIGGERMODE, TM_SOFTWARE); // External TTL trigger mode is used
SpcSetParam (hDrv, SPC_TRIGGEROUT , 0 ); // And the trigger output is disabled
```

External TTL trigger

Enabling the external trigger input is done, if you choose one of the following external trigger modes. The dedicated register for that operation is shown below.

Register Value		Direction	Description	
SPC_TRIGGERMODE 40000		40000	r/w	
	TM_TTLPOS	20000	Sets the trigger	mode for external TTL trigger to detect positive edges.
	TM_TTLNEG	20010	Sets the trigger	mode for external TTL trigger to detect negative edges
	TM_TTLBOTH 20030 Sets the trigger mode for external TTL trigger to detect positive and negative edges		mode for external TTL trigger to detect positive and negative edges	

If you want to synchronize external equipment with your Spectrum board, you can additionally enable the external trigger output. As mentioned before there will be no output signal, if the internal software trigger mode is used.

Due to the structure of the digital boards the trigger output will be automatically enabled, when the external TTL trigger input is used. Trigger output is not available if software trigger is used.

Register	Value	Direction	Description
SPC_TRIGGEROUT	40100	r/w	Enables the output driver of the external trigger connector to output an internal trigger event, except the internal software trigger.
	0	The trigger out	put is not used and the line driver is disabled. Will be ignored, when external trigger input is used.
	1	The trigger out	put is used as an output that indicates a detected internal trigger event.

For the trigger input, you can decide whether it is 110 Ohm terminated or not. If you enable the termination, please make sure, that your trigger source is capable to deliver the desired current. If termination is disabled, the input is at high impedance.

Register	Value	Direction	Description
SPC_TRIGGER110OHM	40110	r/w	Sets the 110 Ohm termination, if the trigger connector is used as an input for external trigger signals.


The following short example shows how to set up the board for external positive edge TTL trigger. The trigger input is 110 Ohm terminated. The different modes for external TTL trigger are to be detailed described in the next few passages.

SpcSetParam (hDrv,	SPC_TRIGGERMODE ,	TM_TTLPOS)	; /)	/ Ext	ernai	l pos	sitiv	ve TTL edge	e tri	gger					
SpcSetParam (hDrv,	SPC_TRIGGER110OHM,	1); /,	/ and	the	110	Ohm	terminatio	on of	the	trigger	input	is	used	

Edge triggers

Positive TTL trigger

This mode is for detecting the rising edges of an external TTL signal. The board will trigger on the first rising edge that is detected after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.




Register Value		Direction	Description	
SPC_TRIGGERMODE 40000		40000	r/w	Sets the triggermode for the board
	TM_TTLPOS	20000	Sets the trigger	mode for external TTL trigger to detect positive edges

Example on how to set up the board for positive TTL trigger:

SpcSetParam (hDrv, SPC_TRIGGERMODE, TM_TTLPOS); // Setting up external TTL trigger to detect positive edges

Negative TTL trigger


This mode is for detecting the falling edges of an external TTL signal. The board will trigger on the first falling edge that is detected after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.



Register Value		Direction	Description				
SPC_TRIGGERMODE 40000		r/w	Sets the triggermode for the board.				
	TM_TTLNEG	20010	Sets the trigger	Sets the trigger mode for external TTL trigger to detect negative edges.			

Positive and negative TTL trigger

This mode is for detecting the rising and falling edges of an external TTL signal. The board will trigger on the first rising or falling edge that is detected after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.



Register Value		Direction	Description		
SPC_TRIC	SPC_TRIGGERMODE 40000 r		r/w	Sets the triggermode for the board.	
	TM_TTLBOTH	20030	Sets the trigger mode for external TTL trigger to detect positive and negative edges.		

Multiple Replay

The Multiple Replay mode allows the generation of data blocks with multiple trigger events without restarting the hardware. The on-board memory will be divided into several segments of the same size. Each segment will be replayed when a trigger event occures.

Output modes

Standard Mode

With every detected trigger event one data block is replayed. The length of one Multiple Replay segment is set by the value of the posttrigger register. The total amount of samples to be replayed is defined by the memsize register.

In most cases memsize will be set to a a multiple of the segment size (postcounter). The table below shows the register for enabling Multiple Replay. For detailed information on how to setup and start the standard replay mode please refer to the according chapter earlier in this manual.

Multiple Replay is not compatible with continuous output.




Register	Value	Direction	Description
SPC_MULTI	220000	r/w	Enables Multiple Replay mode.
SPC_MEMSIZE	10000	r/w	Defines the total amount of samples to be replayed per channel.
SPC_POSTTRIGGER	10100	r/w	Defines the size of one Multiple Replay segment per channel.

FIFO Mode

The Multiple Replay in FIFO Mode is similar to the Multiple Replay in Standard Mode. The segment size is also set by the postcounter register.

In contrast to the Standard mode you cannot programm a certain total amount of samples to be replayed. The generation is running until the user stops it. The data is transfered FIFO block by FIFO block by the driver to the board. These blocks can be online generated by the user program. This mode significantly reduces the average data transfer rate



on the PCI bus. This enables you to use faster sample rates then you would be able to in FIFO mode without Multiple Replay. Usually the FIFO blocks are multiples of the Multiple Replay segments.

The advantage of Multiple Replay in FIFO mode is that you can stream data online from the host system to the board, so you can replay a huge amount of data from the hard disk. The table below shows the dedicated register for enabling Multiple Replay. For detailed information how to setup and start the board in FIFO mode please refer to the according chapter earlier in this manual.


Register Value Direction		Direction	Description			
SPC_MULTI	220000	r/w	Enables Multiple Replay mode.			
SPC_POSTTRIGGER	10100	r/w	Defines the size of one Multiple Replay segment per channel.			

Trigger modes

In Multiple Replay mode all of the board's trigger modes are available except the software and pattern trigger. Depending on the different trigger modes, the chosen sample rate, used channels and activated board synchronization, (see relevant chapter for details about synchronizing multiple boards) there are different delay times between the trigger event and the first replayed data (see figure).

This internal delay is necessary as the board is equipped with dynamic RAM, which needs refresh cycles to keep the data in memory when the board is not replaying.

The delay is fixed for a certain board setup. All possible delays in samples between the trigger event and the first replayed sample are listed in the table below.



The patterntrigger modes of digital I/O boards cannot be used with multiple replay.



Resulting start delays

Sample rate	Clock source	Output Mode	Activat	ed chann	els		external TTL trigger	ext. TTL trigger with	
			Ch 0, 8 bit	Ch 0, 16 bit	Ch 1, 8 bit	Ch 1, 16 bit		activated synchronization	
< 5 MHz	internal	Standard / FIFO	х				10 samples	11 samples	
< 5 MHz	external	Standard / FIFO	x				9 samples	10 samples	
≥ 5 MHz	internal / external	Standard / FIFO	x				42 samples	43 samples	
< 1 MHz	internal	Standard / FIFO		x			6 samples	7 samples	
1 MHz <u><</u> SR < 5 MHz	internal	Standard / FIFO		x			7 samples	8 samples	
< 5 MHz	external	Standard / FIFO		x			6 samples	7 samples	
<u>></u> 5 MHz	iinternal / external	Standard / FIFO		x			23 samples	24 samples	
< 5 MHz	internal	Standard	x		x		10 samples	11 samples	
< 5 MHz	external	Standard	x		x		9 samples	10 samples	
<u>></u> 5 MHz	internal / external	Standard	x		x		42 samples	43 samples	
< 1 MHz	internal	FIFO	x		x		6 samples	7 samples	
1 MHz <u>≤</u> SR < 5 MHz	internal	FIFO	x		x		7 samples	8 samples	
< 5 MHz	external	FIFO	x		x		6 samples	7 samples	
<u>></u> 5 MHz	internal / external	FIFO	x		x		23 samples	24 samples	
< 1 MHz	internal	Standard / FIFO		x		x	6 samples	7 samples	
1 MHz <u><</u> SR < 5 MHz	internal	Standard / FIFO		x		x	7 samples	8 samples	
< 5 MHz	external	Standard / FIFO		x		x	6 samples	7 samples	
≥ 5 MHz	internal / external	Standard / FIFO		x		x	23 samples	24 samples	

The following example shows how to set up the board for Multiple Replay in standard mode. The setup would be similar in FIFO mode, but the memsize register would not be used.

SpcSetParam (hI	Drv, S	SPC_MULTI,	1);	//	Enables Multiple Replay
SpcSetParam (hl SpcSetParam (hl			4096);	17	Set the segment size to 1024 samples Set the total memsize for replaying to 4096 samples so that actually four segments will be replayed
SpcSetParam (hI	Drv, S	PC_TRIGGERMODE,	TM_TTLPOS);	//	Set the triggermode to external TTL mode (rising edge)

Gated Replay


The Gated Replay mode allows the data generation controlled by an external gate signal. Data will only be output, if the programmed gate condition is true.

Output modes

Standard Mode

Data will be replayed as long as the gate signal fulfills the gate condition that has had to be programmed before. At the end of the gate interval the replay will be stopped and the board will pause until another gates condition is detected. If the total amount of data to replay has been reached the board stops immediately (see figure). The total amount of samples to be replayed can be defined by the memsize register.


The table below shows the register for enabling Gated Replay. For detailed information on how to setup and start the standard generation mode please refer to the relevant chapter earlier in this manual.



Register Value		Direction	Description
SPC_GATE	220400	r/w	Enables Gated Replay mode.
SPC_MEMSIZE	10000	r/w	Defines the total amount of samples to replay per channel.

FIFO Mode

The Gated Replay in FIFO Mode is similar to the Gated Replay in Standard Mode. In contrast to the Standard mode you cannot program a certain total amount of samples to be replayed. The generation is running until the user stops it. The data is transfered to the board FIFO block by FIFO block by the driver. These blocks can be online generated by the user program. The advantage of Gated Replay in FIFO mode is that you can stream data online from the host system to the board, so you can replay a huge amount of data from the hard disk with a lower average data rate than in conventional FIFO mode. The table below shows the dedicated register for enabling Gated Replay. For



detailed information how to setup and start the board in FIFO mode please refer to the according chapter earlier in this manual.


Register	Value	Direction	Description
SPC_GATE	220400	r/w	Enables Gated Replay mode.

Trigger modes

General information and trigger delay

Not all of the board's trigger modes can be used in combination with Gated Replay. All possible trigger modes are listed below. Depending on the different trigger modes, the chosen sample rate, the used channels and activated board synchronization (see according chapter for details about synchronizing multiple boards) there are different delay times between the trigger event and the first replayed sample(see figure). This start delay is necessary as the board is equipped with dynamic RAM, which needs refresh cycles to keep the data in memory when the board is not replaying. It is fix for a certain board setup.

All possible start delays in samples between the trigger event and the first replayed sample are listed in the table below.




Due to the structure of the on-board memory there is another delay at the end of the gate interval.

Internally a gate-end signal can only be recognized at an eight samples alignment.

So depending on what time your external gate signal will leave the programmed gate condition it might happen that at maximum seven more samples are replayed, before the board pauses (see figure).

The figure on the right is showing this end delay exemplarily for three possible gate signals. As all samples are counted from zero. The eight samples alignment in the upper two cases is reached at the end of sample 39, which is therefore the 40th sample.



Alignement samples per channel

As described above there's an alignement at the end of the gate signal. The alignement depends on the used mode (standard or FIFO) and the selected channels. Please refer to this table to see how many samples per channel of alignement one gets.

Module 0		Module	91		
8 bit	16 bit	8 bit	16 bit	Mode	Alignement
Х				Standard/FIFO	16 samples
Х		Х		Standard	16 samples
Х		Х		FIFO	8 samples
	Х			Standard/FIFO	8 samples
	Х		Х	Standard	8 samples
	Х		Х	FIFO	4 samples

Resulting start delays

Sample rate	Clock source	Output Mode	Dutput Mode Activated channels e					ext. TTL trigger with	
			Ch 0, 8 bit	Ch 0, 16 bit	Ch 1, Ch 1, 8 bit 16 bit			activated synchronization	
< 5 MHz	internal	Standard / FIFO	х				10 samples	11 samples	
< 5 MHz	external	Standard / FIFO	x				9 samples	10 samples	
≥ 5 MHz	internal / external	Standard / FIFO	x				42 samples	43 samples	
< 1 MHz	internal	Standard / FIFO		x			6 samples	7 samples	
1 MHz <u><</u> SR < 5 MHz	internal	Standard / FIFO		x			7 samples	8 samples	
< 5 MHz	external	Standard / FIFO		x			6 samples	7 samples	
<u>≥</u> 5 MHz	iinternal / external	Standard / FIFO		x			23 samples	24 samples	
< 5 MHz	internal	Standard	x		x		10 samples	11 samples	
< 5 MHz	external	Standard	x		x		9 samples	10 samples	
<u>≥</u> 5 MHz	internal / external	Standard	x		x		42 samples	43 samples	
< 1 MHz	internal	FIFO	x		x		6 samples	7 samples	
$1 \text{ MHz} \leq \text{SR} < 5 \text{ MHz}$	internal	FIFO	x		x		7 samples	8 samples	
< 5 MHz	external	FIFO	x		x		6 samples	7 samples	
≥ 5 MHz	internal / external	FIFO	x		x		23 samples	24 samples	
< 1 MHz	internal	Standard / FIFO		x		x	6 samples	7 samples	
1 MHz <u><</u> SR < 5 MHz	internal	Standard / FIFO		x		x	7 samples	8 samples	
< 5 MHz	external	Standard / FIFO		x		x	6 samples	7 samples	
≥ 5 MHz	internal / external	Standard / FIFO		x		x	23 samples	24 samples	

-

Number of samples on gate signal

As described above there's a delay at the start of the gate interval due to the internal memory structure. However this delay can be partly compensated by internal pipelines resulting in a data delay that even can be negative showing the trigger event (acquisition mode only). This

data delay is listed in an extra table. But beneath this compensation there's still the start delay that as a result causes the card to use less samples than the gate signal length. Please refer to the following table to see how many samples less than the length of gate signal are used

Module 0 Module 1								
8 bit	16 bit	8 bit	16 bit	Mode	Sampling clock	less samples	Sampling clock	less samples
Х				Standard/FIFO	< 10 MS/s	14	<u>></u> 10 MS/s	24
Х		х		Standard	< 10 MS/s	14	≥ 10 MS/s	24
Х		х		FIFO	< 5 MS/s	7	≥ 5 MS/s	12
	Х			Standard/FIFO	< 5 MS/s	7	≥ 5 MS/s	12
	Х		Х	Standard	< 5 MS/s	7	≥ 5 MS/s	12
	Х		Х	FIFO	< 2.5 MS/s	3	≥ 2.5 MS/s	6

Allowed trigger modes

As mentioned above not all of the possible trigger modes can be used as a gate condition. The following table is showing the allowed trigger modes that can be used and explains the event that has to be detected for gate-start end for gate-end.

External TTL edge trigger

The following table shows the allowed trigger modes when using the external TTL trigger connector:

Mode	Gate start will be detected on	Gate end will be detected on
TM_TTLPOS	positive edge on external trigger	negative edge on external trigger
TM_TTL_NEG	negative edge on external trigger	positive edge on external trigger

Example program

The following example shows how to set up the board for Gated Replay in standard mode. The setup would be similar in FIFO mode, but the memsize register would not be used.

SpcSetParam (hDrv,	SPC_GATE,	1);	11	Enables Gated Replay
SpcSetParam (hDrv,	SPC_MEMSIZE,	4096);	//	Set the total memsize of generation to 4096 samples
SpcSetParam (hDrv,	SPC_TRIGGERMODE,			Sets the gate condition to external TTL mode, so that data is replayed, if the signal is at HIGH level

Option Extra I/O

Digital I/Os

With this simple-to-use enhancement it is possible to control a wide range of external instruments or other equipment. Therefore you have several digital I/Os and the 4 analog outputs available. All extra I/O lines are completely independent from the board's function, data direction or sample rate and directly controlled by software (asynchronous I/Os).

The extra I/O option is useful if an external amplifier should be controlled, any kind of signal source must be programmed, an antenna must be adjusted, a status information from external machine has to be obtained or different test signals have to be routed to the board.



It is not possible to use this option together with the star hub or timestamp option, because there is just space for one piggyback module on the on-board expansion slot.

Channel direction

Option -XMF (external connector)

The additional inputs and outputs are mounted on an extra bracket.

The direction of the 24 available digital lines can be programmed for every group of eight lines. The table below shows the direction register and the possible values. To combine the values simply OR them bitwise.

Registe	Register V		Direction Description			
SPC_XIC	SPC_XIO_DIRECTION 4		r/w	Defines bytewise the direction of the digital I/O lines. The values can be combined by a bitwise OR.		
	XD_CH0_INPUT 0		Sets the direction	Sets the direction of channel 0 (bit D7D0) to input.		
	XD_CH1_INPUT 0 Sets the direction of channel 1			on of channel 1 (bit D15D8) to input.		
	XD_CH2_INPUT	0	Sets the direction	on of channel 2 (bit D23D16) to input.		
	XD_CH0_OUTPUT	1	Sets the direction	on of channel 0 (bit D7D0) to output.		
	XD_CH1_OUTPUT	2	Sets the direction of channel 1 (bit D15D8) to output.			
	XD_CH2_OUTPUT	4	Sets the direction of channel 2 (bit D23D16) to output.			

Option -XIO (internal connector)

The additional inputs and outputs are available through an internal connector directely on the extra I/O piggiback module.

The direction of the 16 available digital lines can be programmed for every group of eight lines. The table below shows the direction register and the possible values. To combine the values so simply have to OR them bitwise.

Registe	Register Valu		Direction Description		
SPC_XIO	SPC_XIO_DIRECTION		r/w Defines bytewise the direction of the digital I/O lines. The values can be combined by a		
	XD_CH0_INPUT	0	Sets the direction of channel 0 (bit D7D0) to input.		
	XD_CH1_INPUT	0	Sets the direction of channel 1 (bit D15D8) to input.		
	XD_CH0_OUTPUT	1	Sets the direction of channel 0 (bit D7D0) to output.		
	XD_CH1_OUTPUT	2	Sets the direction of channel 1 (bit D15D8) to output.		

Transfer Data

The outputs can be written or read by a single 32 bit register. If the register is read, the actual pin data will be taken. Therefore reading the data of outputs gives back the generated pattern. The single bits of the digital I/O lines correspond with the bitnumber of the 32 bit register. Values written to the most significant byte will be ignored.

Register	Value	Direction	Description
SPC_XIO_DIGITALIO	47110	r	Reads the data directly from the pins of all digital I/O lines either if they are declared as inputs or outputs.
SPC_XIO_DIGITALIO	47110	¥	Writes the data to all digital I/O lines that are declared as outputs. Bytes that are declared as inputs will ignore the written data.

Analog Outputs

In addition to the digital I/Os there are four analog outputs available. These outputs are directly programmed with the voltage values in mV. As the analog outputs are driven by a 12 bit DAC, the output voltage can be set in a stepsize of 5 mV. The table below shows the registers, you must write the desired levels too. If you read these outputs, the actual output level is given back from an internal software register.

Register	Value	Direction	Description	Offset range
SPC_XIO_ANALOGOUT0	47120	r/w	Defines the output value for the analog output A0.	\pm 10000 mV in steps of 5 mV
SPC_XIO_ANALOGOUT1	47121	r/w	Defines the output value for the analog output A1.	\pm 10000 mV in steps of 5 mV
SPC_XIO_ANALOGOUT2	47122	r/w	Defines the output value for the analog output A2.	\pm 10000 mV in steps of 5 mV
SPC_XIO_ANALOGOUT3	47123	r/w	Defines the output value for the analog output A3.	\pm 10000 mV in steps of 5 mV

After programming the levels of all analog outputs by the registers above, you have to update the analog outputs. This is done by the register shown in the table below. To update all of the outputs all you need to do is write a "1" to the dedicated register.

Register	Value	Direction	Description
SPC_XIO_WRITEDACS	47130	w	All the analog outputs are simultaniously updated by the programmed levels if a "1" is written.

Programming example

The following example shows how to use either the digital I/O#s and the analog outputs.

```
// ----- output 8 bit on D7 to D0 and read 8 bit on D15 to D8 -----
SpcSetParam (hDrv, SPC_XIO_DIRECTION, XD_CH0_OUTPUT | XD_CH1_INPUT); // set directions of digital I/O transfer
SpcSetParam (hDrv, SPC_XIO_DIGITALIO, 0x00005A); // write data to D7-D0
SpcGetParam (hDrv, SPC_XIO_DIGITALIO, &1Data); // read data and write values to 1Data
// ----- write some values to the analog channels. -----
SpcSetParam (hDrv, SPC_XIO_ANALOGOUT0, -2000); // -2000 mV = -2.0 V
SpcSetParam (hDrv, SPC_XIO_ANALOGOUT1, 0); // 0 mV = 0.0 V
SpcSetParam (hDrv, SPC_XIO_ANALOGOUT2, +3500); // 3500 mV = 3.5 V
SpcSetParam (hDrv, SPC_XIO_ANALOGOUT3, +10000); // 10000 mV = 10.0 V
SpcSetParam (hDrv, SPC_XIO_WRITEDACS, 1); // Write data simultaneously to DAC
```

Synchronization (Option)

This option allows the connection of multiple boards to generate a multi-channel system. It is possible to synchronize multiple Spectrum boards of the same type as well as different board types. Therefore the synchronized boards must be linked concerning the board's system clock and the trigger signals.

If no synchronization is desired for a certain board you can exclude it by setting the register shown in the following table. This must be done seperately for every board that should not work synchronized.

Regi	ster	Value	Direction	Description
SPC_	COMMAND	0	r/w Command register of the board	
	SPC_NOSYNC 120 Disc		Disables the sy	nchronization globally.


The different synchronization options

Synchronization with option cascading

With the option cascading up to four Spectrum boards can be synchronized. All boards are connected with one synchronization cable on their sync-connectors (for details please refer to the chapter about installing the hardware).

As the synchronization lines are organized as a bus topology, there is a need for termination at both ends of the bus. This is done in factory for the both end-boards. The maximum possible two middle-boards have no termination on board.

When synchronizing multiple boards, one is set to be the clock master for all the connected boards. All the other boards are working as clock slaves. It's also possible to temporarily disable boards from the synchronization.




The same board or another one of the connected boards can be defined as a trigger master for all boards. All trigger modes of the trigger master board can be used. It is also possible to synchronize the connected boards only for the samplerate and not for trigger. This can be useful if one generator board is continuously generating a testpattern, while the connected acquisition board is triggering for test results or error conditions of the device under test.

For the fact that the termination is set in factory the order of the syncronized boards cannot be changed by the user. Please refer to the boards type plate for details on the board's termination. End boards are marked with the option "cs-end" while middle boards are marked with the option "cs-mid"

When the boards are synchronized by the option cascading there will be a delay of about 500 ps between two adjacent boards.

The figure on the right shows the clocks of three cascaded boards with two channels each, where one end-board is defined as a clock master. Slave 1 is therefore a middle-board and Slave 2 is the other end-board. The resulting delay between data of the two end-boards is therefore about 1 ns.

Please keep in mind that the delay between the channels of two boards is depending on which board is actually set up as the clock master and what boards are directly adjacent to the master.



Synchronization with option starhub

With the option starhub up to 16 Spectrum boards can be synchronized. All boards are connected with a seperate synchronization cable from their sync-connectors to the starhub module, which is a piggy-back module on one Spectrum board (for details please refer to the chapter about installing the hardware).

When synchronizing multiple boards, one is set to be the clock master for all the connected boards. All the other boards are working as clock slaves. It's also possible to temporarily disable the synchronization of one board. This board then runs individually while the other boards still are synchronized.

The same board or another one of the connected boards can be defined as a trigger master for all boards. All trigger modes of the board defined as the trigger master can be used. It is also possible to synchronize the connected boards only for the samplerate and not for trigger. This can be useful, if one generator board is continuously generating a testpattern, while the connected acquisition board is triggering for test results or error conditions of the device under test.



Additionally you can even define more than one board as a trigger master. The trigger events of all boards are combined by a logical OR, so that the first board that detects a trigger will start the boards. This OR connection is available starting with starhub hardware version V4.

When the boards are synchronized by the option starhub there will be no delay between the connected boards. This is achieved as all boards, including the one the starhub module is mounted on, are connected to the starhub with cables of the	Clock Master	Channel 0
same length.	Slave 1	Channel 0
The figure on the right shows the clock of three boards with two		Channel 1
channels each that are synchronized by starhub.	Slave 2	Channel 0

The setup order for the different synchronization options

If you setup the boards for the use with synchronization it is important to keep the order within the software commands as mentioned below to get the boards working correctly.

Depending on if you use the board either in standard or in FIFO mode there are slightly different orders in the setup for the synchronization option. The following steps are showing the setups either for standard or FIFO mode.

Setup Order for use with standard (non FIFO) mode and equally clocked boards

(1) Set up the board parameters

Set all parameters like for example sample rate, memsize and trigger modes for all the synchronized boards, except the dedicated registers for the synchronization itself that are shown in the tables below.

All boards must be set to the same settings for the entire clocking registers (see the according chapter for sample rate generation), for the trigger mode and memory and should be set to the same postcounter size to get the same pretrigger sizes as well.

If you use acquisition boards with different pretrigger sizes, please keep in mind that after starting the board the pretrigger memory of all boards will be recorded first, before the boards trigger detection is armed. Take care to prevent boards with a long pretrigger setup time from hangup by adequately checking the board's status. Long setup times are needed if either you use a huge pretrigger size and/or a slow sample rate.

If you don't care it might happen that boards with a small pretrigger are armed first and detect a triggerevent, while one or more boards with a huge pretrigger are still not armed. This might lead to an endless waiting-state on these boards, which should be avoided.

Example of board setup for three boards

```
// ------ Set the Handles to fit for Windows driver ------
hDrv[0] = 0;
hDrv[1] = 1;
hDrv[2] = 2;
// (1) ----- Setup all boards, shortened here !!!-----
for (i = 0; i < 3; i++)
{
    SpcSetParam (hDrv[i], SPC_MEMSIZE, 1024); // memory in samples per channel
    SpcSetParam (hDrv[i], SPC_POSTTRIGGER, 512); // posttrigger in samples
// ...
    SpcSetParam (hDrv[i], SPC_SAMPLERATE, 1000000); // set sample rate to all boards
    SpcSetParam (hDrv[i], SPC_TRIGGERMODE, TM_SOFTWARE);
}</pre>
```

(2) Let the master calculate it's clocking

To obtain proper clock initialization when doing the first start it is necessary to let the clock master do all clock related calculations prior to setting all the synchronization configuration for the slave boards.

Example of board #0 set as clock master and forced to do the appropriate clock calculation

<pre>SpcSetParam (hDrv[0], SPC_COMMAND,</pre>	<pre>SPC_SYNCCALCMASTER);</pre>	<pre>// Calculate clock settings on master</pre>	
-----------------------------------------------	---------------------------------	--------------------------------------------------	--

(3) Write Data to on-board memory (output boards only)

If one or more of the synchronized boards are used for generating data (arbitrary waveform generator boards or digital I/O boards with one or more channels set to output direction) you have to transfer the data to the board's on-board memory before starting the synchronization. Please refer to the related chapter for the standard mode in this manual. If none of your synchronized boards is used for generation purposes you can ignore this step.

Example for data writing

SpcSetData	(hDrv[0],	Ο,	Ο,	1024,	pData[0]);
SpcSetData	(hDrv[1],	Ο,	Ο,	1024,	<pre>pData[1]);</pre>
SpcSetData	(hDrv[2],	Ο,	Ο,	1024,	<pre>pData[2]);</pre>

(4) Define the board(s) for trigger master

At least one board must be set as the trigger master to get synchronization running. Every one of the synchronized boards can be programmed for beeing the trigger master device.

Reg	ister	Value	Direction	Description
SPC	_COMMAND	0	r/w	Command register of the board
	SPC_SYNCTRIGGERMASTER		Defines the according board as the triggermaster.	

Example of board #2 set as trigger master

SpcSetParam (hDrv[2], SPC_COMMAND, SPC_SYNCTRIGGERMASTER); // Set board 2 to trigger master

(4a) Define synchronization OR trigger

If you use synchronization with the starhub option you can even set up more than one board as the trigger master. The boards will be combined by a logical OR and therefore the boards will be started if any of the trigger masters has detected a trigger event.



The synchronization OR-trigger is not available when using the cascading option. It is also not available with starhub option prior to hardware version V4. See the initialization section of this manual to find out how to determint the hardware version of the starhub.

If you set up the boards for the synchronization OR trigger all boards that are set as trigger master must be programmed to the same triggermode. If the boards are using different trigger modes this will result in a time shift between the boards. It is of course possible to set different edges or different trigger levels on the channels.



It is only possible to use the synchronization OR trigger if the board carrying the starhub piggy-back module is one of the boards that is programmed as a trigger master.

To find out what board is carrying the starhub piggy-back module you make use of the board's feature registers as described in the chapter about initialising the board.

Example of setting up three boards to be trigger master

<pre>SpcSetParam (hDrv[0], SPC_COMMAND,</pre>	<pre>SPC_SYNCTRIGGERMASTER);</pre>	<pre>// Set board 0 to trigger master</pre>
SpcSetParam (hDrv[1], SPC_COMMAND,	<pre>SPC_SYNCTRIGGERMASTER);</pre>	<pre>// Set board 1 to trigger master</pre>
SpcSetParam (hDrv[2], SPC_COMMAND,	<pre>SPC_SYNCTRIGGERMASTER);</pre>	<pre>// Set board 2 to trigger master</pre>

(5) Define the remaining boards as trigger slaves

As you can set more than one board as the trigger master (starhub option only) you have to tell the driver additionally which of the boards are working as trigger slaves.

Register	r	Value	Direction	Description	
SPC_CO	MMAND	0	r/w	Command register of the board	
SPC_SYNCTRIGGERSLAVE 111 Define:		Defines the acc	cording board as the trigger slave.		



Each of the synchronized boards must be set up either as a trigger master or as a trigger slave to get the synchronization option working correctly. Therefore it does not matter if you use the cascading or starhub option.

It is assumed that only one of the three boards (board 2 in this case) is set up as trigger master, as described in (3)

SpcSetParam	(hDrv[0], SPC COMMAND,	SPC SYNCTRIGGERSLAVE);	<pre>// Setting all the other boards to</pre>
SpcSetParam	(hDrv[1], SPC_COMMAND,	<pre>SPC_SYNCTRIGGERSLAVE);</pre>	// trigger slave is a must !

It sometimes might be necessary to exclude one or more boards from the synchronization trigger. An example for this solution is that one or more output boards are used for continuously generating test patterns, while one or more acquisition boards are triggering for test results or error conditions. Therefore it is possible to exclude a board from the triggerbus so that only a synchronization for clock is done and the according boards are just using the trigger events they have detected on their own.

Register	Value	Direction	Description
SPC_NOTRIGSYNC	200040	r/w	If activated the dedicated board will use its own trigger modes instead of the synchronization trigger.

Even if a board is not using the synchronization trigger, it before must be set as a triggerslave with the SPC_SYNCTRIGGERSLAVE command.

After you have excluded one or more of the installed boards from the synchronization trigger it is possible to change the triggermodes of these boards. So only all the boards that should work synchronously must be set up for the same trigger modes to get the synchronization mode working correctly.



Using the synchronization option requires one board to be set up as the clock master for all the synchronized boards. It is not allowed to set more than one board to clock master.

Register	r	Value	Direction	Description
SPC_COMMAND		0	r/w	Command register of the board
SPC_SYNCMASTER 100 Defines the according board as the clock master for ope		cording board as the clock master for operating in standard (non FIFO) mode only.		

Example: board number 0 is clock master

<pre>SpcSetParam (hDrv[0], SPC_COMMAND, SPC_SYNCMASTER);</pre>	<pre>// Set board 0 to clock master</pre>
----------------------------------------------------------------	-------------------------------------------

(7) Define the remaining boards as clock slaves

It is necessary to set all the remaining boards to clock slaves to obtain correct internal driver settings.

Register	r	Value	Direction Description	
SPC_CO	MMAND	0	r/w	Command register of the board
	SPC_SYNCSLAVE	110	Defines the according board as a clock slave for operating in standard (non FIFO) mode only.	

Setting the remaining boards to clock slaves. Board number 0 is clock master in the example

SpcSetParam (hDrv[1], SPC_COMMAND,	SPC_SYNCSLAVE);	<pre>// Setting all the other boards to</pre>
<pre>SpcSetParam (hDrv[2], SPC_COMMAND,</pre>	SPC_SYNCSLAVE);	// clock slave is a must !

(8) Arm the boards for synchronization

Before you can start every single one of the synchronized boards on their own you have to arm all the synchronized boards before for the use with synchronization. The synchronization has to be started on the clock master board.

Register	•	Value	Direction Description	
SPC_CO	MMAND	0	r/w	Command register of the board
	SPC_SYNCSTART	130	Arms all boards for the use with synchronization.	

Example of starting the synchronization. Board number 0 is clock master.

SpcSetParam (hDrv[0], SPC_COMMAND, SPC_SYNCSTART);

(9) Start all of the trigger slave boards

After having armed the synchronized boards, you must start all of the boards that are defined as trigger slaves first.

Registe	r	Value	Direction Description	
SPC_CO	MMAND	0	r/w Command register of the board	
	SPC_START	10	Starts the board with the current register settings.	
	SPC_STARTANDWAIT	11	Starts the board with the current register settings in the interrupt driven mode.	

For details on how to start the board in the different modes in standard mode (non FIFO) please refer to the according chapter earlier in this manual.

If using the interrupt driven mode SPC_STARTANDWAIT it is necessary to start each board in it's own software thread. This is necessary because the function does not return until the board has stopped again. If not using different threads this will result in a program deadlock.

Example of starting trigger slave boards. Board number 2 is trigger master.

SpcSetParam (hDrv[0],	SPC_COMMAND,	SPC_START);
SpcSetParam (hDrv[1],	SPC_COMMAND,	SPC_START);

(10) Start all of the trigger master boards

After having armed the synchronized boards, you must start all of the boards, that are defined as trigger masters.

Register	r	Value	Direction Description	
SPC_CO	MMAND	0	r/w Command register of the board	
	SPC_START	10	Starts the board with the current register settings.	
	SPC_STARTANDWAIT	11	Starts the board with the current register settings in the interrupt driven mode.	

For details on how to start the board in the different modes in standard mode (non FIFO) please refer to the according chapter earlier in this manual.



If you use the synchronization OR with the starhub option it is important to start the board carrying the starhub piggy-back module as last. Otherwise the trigger masters that are started first might detect trigger events while other trigger masters haven't even been started. Be sure that the pretrigger area of all other trigger masters is filled at the moment when the pretrigger area of the star-hub board has been filled.

To find out which board is carrying the starhub piggy-back module you make use of the board's feature registers as described in the chapter about programming the board.


Example of starting the trigger master board

SPC_START); SpcSetParam (hDrv[2], SPC COMMAND,

(11) Wait for the end of the measurement

After having started the last board, you will have to wait until the measurement is done. Depending if you use the board in standard (non FIFO) mode interrupt driven or not, you can poll for the board's status. Please refer to the relating chapter in this manual. It is necessary to wait until each board returns the status SPC_READY before proceeding.

Example for polling for three synchronzed boards



(12) Read data from the on-board memory (acquisition boards only)

If one or more of the synchronized boards are used for recording data (transient recorder boards or digital I/O boards with one or more channels set to input direction) you have to read out the data from the board's on-board memory now. Please refer to the related chapter for the standard (non FIFO) mode in this manual. If none of your synchronized boards is used for recording purposes you can ignore this step.

Example for data reading

SpcGetData	(hDrv[0],	Ο,	Ο,	1024,	<pre>pData[0]);</pre>
SpcGetData	(hDrv[1],	Ο,	Ο,	1024,	pData[1]);
SpcGetData	(hDrv[2],	Ο,	Ο,	1024,	pData[2]);

(13) Restarting the board for another synchronized run

If you want to restart the synchronized boards with the same settings as before it is sufficient to repeat only the steps starting with (8). This assumes that on generation boards the output data is not changed as well.

If you want to change the output data of generation boards you'll have to restart the setup procedure starting with step (2).

If you even want to change any of the boards parameters you'll have to restart the setup procedure from the first step on.

Setup synchronization for use with FIFO mode and equally clocked boards

Most of the steps are similar to the setup routine for standard synchronization mentioned before. In this passage only the differences between the two modes are shown. Please have a look at the passage before to see the complete setup procedure. The following steps differ from standard mode to FIFO mode. All steps that are not mentioned here are similar as described before.

(2) Allocate the FIFO software buffers

If you use the board in FIFO mode additional memory in the PC RAM is needed for software FIFO buffers. For details please refer to the according chapter for the FIFO mode.

Example of FIFO buffer allocation:

```
for (i = 0; i < FIFO_BUFFERS; i++)
for (b = 0; b < 3; b++)
{
    pnData[b][i] = (ptr16) GlobalAlloc (GMEM_FIXED, FIFO_BUFLEN); // allocate memory
    SpcSetParam (b, SPC_FIFO_BUFADR0 + i, (int32) pnData[b][i]); // send the adress to the driver
    }</pre>
```

(2a) Write first data for output boards

When using the synchronization FIFO mode with output boards this is the right position to fill the first software buffers with data. As you can read in the FIFO chapter, output boards need some data to be written to the software FIFO buffers before starting he board.

Example of calulcating and writing output data to software FIFO buffers:

```
// ----- data calculation routine -----
int g_nPos =0;
                                                                   // some global variables
                                                                   // function to calculate the
void vCalcOutputData (ptr16 pnData, int32 lBufsize)
                                                                   // output data. In this case
// a sine function is used.
    int i;
    for (i = 0; i < (lBufsize/2); i++)
    pnData[b][i] = (int16) (8191.0 * sin (2 * PI / 500000 * (g_nPos+i)));</pre>
    g nPos += lBufsize/2;
// ----- main task -----
int main(int argc, char **argv)
    {
    for (i =0; i < MAX_BUF; i++)
for (b = 0; b < 3; b++)</pre>
                                                                   // fill the first buffers with data
                                                                   // for all installed boards
              vCalcOutputData (pnData[b][i], BUFSIZE);
    }
```

(6) Define the board for clock master

Using the synchronization option requires one board to be set up as the clock master for all the synchronized board. It is not allowed to set more than one board to clock master.

Register	r	Value	Direction	Description	
SPC_CO	MMAND	0	r/w	Command register of the board	
	SPC_SYNCMASTERFIFO	102	Defines the according board as the clock master for operating in FIFO mode only.		

Example: board number 0 is clock master

<pre>SpcSetParam (hDrv[0], SPC_COMMAND,</pre>	<pre>SPC_SYNCMASTERFIFO);</pre>	<pre>// Set board 0 to clock master</pre>
-----------------------------------------------	---------------------------------	-------------------------------------------

(7) Define the remaining boards as clock slaves

It is necessary to set all the remaining boards to clock slaves to obtain correct internal driver settings.

Register	r	Value	Direction Description		
SPC_CO	MMAND	0	r/w	Command register of the board	
	SPC_SYNCSLAVEFIFO	112	Defines the according board as a clock slave for operating in FIFO mode only.		

Settings the remaining boards to clock slaves. Board number 0 is clock master in the example

SpcSetParam (hDrv[1],	SPC COMMAND,	SPC SYNCSLAVEFIFO);	// Setting all the other boards to
<pre>SpcSetParam (hDrv[2],</pre>	SPC_COMMAND,	SPC_SYNCSLAVEFIFO);	// clock slave is a must !

(9) Start all of the trigger slave boards

After having armed the synchronized boards, you must start all of the boards, that are defined as trigger slaves first. This is done with the FIFOSTART command.

Register	r	Value	Direction Description	
SPC_CO	MMAND	0	r/w	Command register of the board
	SPC_FIFOSTART	12	Starts the board with the current register settings in FIFO mode and waits for the first interrupt.	



Remember that the FIFO mode is allways interrupt driven. As a result the FIFOSTART function will not return until the first software buffer is transferred. For that reason it is absolutely necessary to start different threads for each board that runs synchronuously in FIFO mode. If this is not done a deadlock will occur and the program will not start properly.

(10) Start all of the trigger master boards

After having armed the synchronized boards, you must start all of the boards, that are defined as trigger masters.

I	Register		Value	Direction	Description
:	SPC_CO	MMAND	0	r/w	Command register of the board
		SPC_FIFOSTART	12	Starts the boar	d with the current register settings in FIFO mode and waits for the first interrupt.

This example shows how to set up three boards for synchronization in FIFO mode. Board 0 is clock master and board 2 is trigger master.

```
// (3) ---- trigger synchronization of trigger master board(s) ----
SpcSetParam (hDrv[2], SPC COMMAND, SPC SYNCTRIGGERMASTER);
                                                                          // board 2 set as trigger master
// (4) ----- trigger synchronization of trigger slave boards
                                                                          // as trigger slaves
SpcSetParam (hDrv[0], SPC_COMMAND, SPC_SYNCTRIGGERSLAVE);
SpcSetParam (hDrv[1], SPC COMMAND, SPC SYNCTRIGGERSLAVE);
                                                                          // as trigger slaves
// (5) ----- synchronization information for clock master board -----
SpcSetParam (hDrv[0], SPC COMMAND, SPC SYNCMASTERFIFO);
// (6) ----- synchronization information for clock slave boards -----
SpcSetParam (hDrv[1], SPC_COMMAND, SPC_SYNCSLAVEFIFO);
SpcSetParam (hDrv[2], SPC_COMMAND, SPC_SYNCSLAVEFIFO);
// (7) ----- start the synchronization -----
SpcSetParam (hDrv[0], SPC_COMMAND, SPC_SYNCSTART);
// (8) ----- start the FIFO tasks. Trigger slaves are started first -----
CreateThread (NULL, 0, &dwFIFOTask, (void*) hDrv[0], 0, &dwThreadId[b]);
CreateThread (NULL, 0, &dwFIFOTask, (void*) hDRV[1], 0, &dwThreadId[b]);
// (9) ----- start the trigger master FIFO task -----
CreateThread (NULL, 0, &dwFIFOTask, (void*) hDrv[2], 0, &dwThreadId[hDrv[2]]);
```

It is assumed, that the created threads start in the same order as they are called from within the program. As described before, starting of the FIFO mode in synchronization has to be done in different threads to avoid a deadlock. A simple example for a FIFO thread can be found below.

Example of FIFO task. It simply starts the boards and counts the buffers that have been transfered:

```
unsigned long __stdcall dwFIFOTask (void* phDrv)
    int16
           hDrv = (int16) phDrv;
            lCmd = SPC_FIFOSTART;
    int32
            nBufIdx = \overline{0}, nErr;
    int16
          nBufius
1TotalBuf;
    int.32
    lTotalBuf = 0;
    do
        nErr = SpcSetParam (hDrv, SPC_COMMAND, 1Cmd);
1Cmd = SPC_FIFOWAIT;
                                                                                      // wait for buffer
                                                                                             // here you can do
        printf ("Board %d Buffer %d total buffers: %d\n", nIdx, nBufIdx, lTotalBuf);// e.g. calculations
                                                                                             // just a printf here
        SpcSetParam (hDrv, SPC_COMMAND, SPC_FIFO_BUFREADY0 + nBufIdx);
                                                                                     // release buffer
        nBufTdx++
        lTotalBuf++;
        if (nBufIdx == FIFO_BUFFERS)
            nBufIdx = 0;
    while (nErr == ERR_OK);
    return 0;
```

Additions for synchronizing different boards

General information

Spectrum boards with different speed grades, different number of channels or even just different clock settings for the same types of boards can be synchronized as well. To get the boards working together synchronously some extra setups have to be done, which are described in the following passages.

All clock rates of all synchronized boards are derived from the clock signal that is distributed via the sync bus. This clock is the sum samplerate of one module of the clock master board. Based on this speed the clock rates of the slave boards can be set. As these clock rates are divided from the sync clock, the board with the maximum sum sample rate should be set up as clock master.

Calculating the clock dividers

The sum sample rate can easily be calculated by the formula on the right. The value for the sample rate of board N must contain the actual desired conversion rate for one channel of board N. Please refer to the dedicated chapter in the board's manual to get informed about the relation beween the board model and the number of actually activated channels per module for the different channel setups.

As mentioned above the board with the highest sum sample rate must be set up as the clock master. This maximum sum sample rate is used as the overall sync speed, which is distributed via the sync bus. If you have calculated the sync speed you can calculate the clock dividers for the different boards with the formula on the right.

The maximum possible channels per module for all Spectrum boards are given in the table below.

 $SumSampleRate_N = SampleRate_N \cdot ActChPerModule_N$

 $ClockDivider_{N} = \frac{SyncSpeed}{SampleRate_{N} \cdot ActChPerModule_{N}}$

	20xx	x	30xx	x	31xx	x	40xx	x	46xx	x	47xx	x	60xx	x	61xx	x	70xx	x	72xx	x
xx0x																	7005	1		
		-					1	1	п	1	(710		п	1				1.	7010	1.
xx1x			3010	1	3110	2					4710	8	(011	_	6110	2	7010	1	7210	1
			3011	2	3111	-					4711	8	6011	2	6111	2	7011	2	7211	1
			3012 3013	2	3112	4							6012	2						-
	-		3013	2											-		-			+
			3014	1																+
			3015	2																-
			0010	2																
xx2x	2020	2	3020	1	3120	2	4020	1	4620	2	4720	8		1			7020	1	7220	1
	2021	2	3021	2	3121	4	4021	2	4621	4	4721	8	6021	2			7021	2	7221	1
			3022	2	3122	4	4022	2	4622	4			6022	2						
			3023	2																
			3024	2																
			3025	1																
			3026	2																
			3027	1																
		1		1	3130	2	4030	1.	4630	2	4730	0	6030	1,		-		-	n	-
xx3x	2031	2	3031	2	3130	2 4	4030	1 2	4630	4	4730	8	6030	1						-
	2031	2	3031	2	3131	4	4031	2	4632	4	4/31	0	0031	-						-
	2033	2	3033	2	3132	4	4032	2	4032	4			6033	2						-
	2000	2	3033	2									6034	2	-		-			+
														-						1
xx4x									4640	2										Γ
					-				4641	4									-	
									4642	4										
xx5x									4650	2										
									4651	4										
									4652	4										

Setting up the clock divider

The clock divider can easily be set by the following register. Please keep in mind that the divider must be set for every synchronized board to have synchronization working correctly. For more details on the board's clocking modes please refer to the according chapter in this manual.

Registe	ər			V	alue	Directio	on	Description	n		
SPC_CL	OCKDIV			2	0040	r/w		Extra clock c	livider for s	synchronizin	g different boards.
Availal	ole divid	er value:	6								

The clock divider is also used by internal clock generation for all clock rates that are below 1 MS/s sum sample rate per module. If internal clock divider and extra clock divider are used together the resulting clock divider is one value of the above listed. The driver searches for the best matching divider. Read out the register after all sample rate registers are set to receive the resulting extra clock divider. For correct setting of the clock divider the sample rate and channel enable information must be set before the clock divider is programmed.

Although this setup is looking very complicated at first glance, it is not really difficult to set up different boards to work synchronously with the same speed. To give you an idea on how to setup the boards the calculations are shown in the following two examples.

Each example contains of a simple setup of two synchronized boards. It is assumed that all of the available channels on the dedicated boards have been activated.

Example calculation with synchronous speed where slave clock is divided

Board type Channels available Desired sample rate Enabled channels per module Sum sample rate	3122 8 x 12 bit A/D 10 MS/s 4 40 MS/s Therefore this board is set up to be the clockmaster.	3120 2 x 12 bit A/D 10 MS/s 2 20 MS/s
Sync speed	40 MS/s	40 MS/s
Clock divider	1	2
Divided sum clock	40 MS/s	20 MS/s
Enabled channels per module	4	2
Conversion speed	10 MS/s	10 MS/s

Example calculation with synchronous speed where master clock is divided

Board type	3025	3131
Channels available	2 x 12 bit A/D	4 x 12 bit A/D
Desired sample rate	20 MS/s	20 MS/s
Enabled channels per module	1	2
Sum sample rate	20 MS/s	40 MS/s
		Therefore this board is set up to be the clockmaster.
Sync speed	40 MS/s	40 MS/s
Clock divider	2	1
Divided sum clock	20 MS/s	40 MS/s
Enabled channels per module	1	2
Conversion speed	20 MS/s	20 MS/s

Additions for equal boards with different sample rates

In addition to the possibility of synchronizing different types of boards to one synchronous sample rate it can be also useful in some cases to synchronize boards of the same type, with one working at a divided speed.

In this case you simply set up the fastest board as the clock master and set it's clock divider to one. Now you can easily generate divided clock rates on the slave boards by setting their dividers to according values of the divider list.



Please keep in mind that only the dedicated divider values mentioned in the list above can be used to derive the sample rates of the slave boards.

The following example calculation is explaining that case by using to acquisition boards. One of the boards is running with only a hundreth of the other sample rate.

Example with equal boards but asynchronous speeds

Board type Channels available Desired sample rate Enabled channels per module Sum sample rate	3121 4 x 12 bit A/D 10 MS/s 4 40 MS/s	3121 4 x 12 bit A/D 4
	This board is set up to be the clockmaster now.	
Sync speed Clock divider (is set to) Divided sum clock Enabled channels per module Conversion speed	40 MS/s 1 40 MS/s 4 10 MS/s	40 MS/s 100 400 kS/s 4 100 kS/s

Resulting delays using different boards or speeds

Delay in standard (non FIFO) modes

There is a fixed delay between the samples of the different boards depending on the type of board, the selected clock divider and the activated channels. This delay is fixed for data acquisition or generation with the same setup.

If you use generation boards in the single shot mode this delay will be compensated within the software driver automatically.



Delay in FIFO mode

When the FIFO mode is used a delay is occuring between the data of the different boards. This delay is depending on the type of board, the selected clock divider and the activated channel. You can read out the actual resulting delay from every board with the following register.

Register	Value	Direction	Description
SPC_STARTDELAY	295110	r	Start delay in samples for FIFO synchronization only.

The resulting delay between the clock master board and the single clock slave boards can be easily calculated with the formular mentioned on the right.

ResultingDelay = $ClockMasterDelay - ClockSlaveDelay_N$

Error Codes

The following error codes could occur when a driver function has been called. Please check carefully the allowed setup for the register and change the settings to run the program.


error name	value (hex)	value (dec.)	error description
ERR_OK	Oh	0	Execution OK, no error.
ERR_INIT	1h	1	The board number is not in the range of 0 to 15. When initialisation is executed: the board number is yet initialised, the old definition will be used.
ERR_NR	2h	2	The board is not initialised yet. Use the function SpcInitPCIBoards first. If using ISA boards the function SpcInitBoard must be called first.
ERR_TYP	3h	3	Initialisation only: The type of board is unknown. This is a critical error. Please check whether the board is correctly plug in the slot and whether you have the latest driver version.
ERR_FNCNOTSUPPORTED	4h	4	This function is not supported by the hardware version.
ERR_BRDREMAP	5h	5	The board index remap table in the registry is wrong. Either delete this table or check it craefully for double values.
ERR_KERNELVERSION	óh	6	The version of the kernel driver is not matching the version of the DLL. Please do a complete reinstallation of the hardware driver. This error normally only occurs if someone copies the dll manually to the system direc- tory.
ERR_HWDRVVERSION	7h	7	The hardware needs a newer driver version to run properly. Please install the driver that was delivered together with the board.
ERR_ADRRANGE	8h	8	The address range is disabled (fatal error)
ERR_LASTERR	1 Oh	16	Old Error waiting to be read. Please read the full error information before proceeding. The driver is locked until the error information has been read.
ERR_ABORT	20h	32	Abort of wait function. This return value just tells that the function has been aborted from another thread.
ERR_BOARDLOCKED	30h	48	Access to the driver already locked by another program. Stop the other program before starting this one. Only one program can access the driver at the time.
ERR_REG	100h	256	The register is not valid for this type of board.
ERR_VALUE	101h	257	The value for this register is not in a valid range. The allowed values and ranges are listed in the board spe- cific documentation.
ERR_FEATURE	102h	258	Feature (option) is not installed on this board. It's not possible to access this feature if it's not installed.
ERR_SEQUENCE	103h	259	Channel sequence is not allowed.
ERR_READABORT	104h	260	Data read is not allowed after aborting the data acquisition.
ERR_NOACCESS	105h	261	Access to this register denied. No access for user allowed.
ERR_POWERDOWN	106h	262	Not allowed if powerdown mode is activated.
ERR_TIMEOUT	107h	263	A timeout occured while waiting for an interrupt. Why this happens depends on the application. Please check whether the timeout value is programmed too small.
ERR_CHANNEL	110h	272	The channel number may not be accessed on the board: Either it is not a valid channel number or the chan- nel is not accessible due to the actual setup (e.g. Only channel 0 is accessible in interlace mode)
ERR_RUNNING	120h	288	The board is still running, this function is not available now or this register is not accessible now.
ERR_ADJUST	130h	304	Automatic adjustion has reported an error. Please check the boards inputs.
ERR_NOPCI	200h	512	No PCI BIOS is found on the system.
ERR_PCIVERSION	201h	513	The PCI bus has the wrong version. SPECTRUM PCI boards require PCI revision 2.1 or higher.
ERR_PCINOBOARDS	202h	514	No SPECTRUM PCI boards found. If you have a PCI board in your system please check whether it is cor- rectly plug into the slot connector and whether you have the latest driver version.
ERR_PCICHECKSUM	203h	515	The checksum of the board information has failed. This could be a critical hardware failure. Restart the sys- tem and check the connection of the board in the slot.
ERR_DMALOCKED	204h	516	DMA buffer not available now.
ERR_MEMALLOC	205h	517	Internal memory allocation failed. Please restart the system and be sure that there is enough free memory.
ERR_FIFOBUFOVERRUN	300h	768	Driver buffer overrun in FIFO mode. The hardware and the driver have been fast enough but the application software didn't manage to transfer the buffers in time.
ERR_FIFOHWOVERRUN	301h	769	Hardware buffer overrun in FIFO mode. The hardware transfer and the driver has not been fast enough. Please check the system for bottlenecks and make sure that the driver thread has enough time to transfer data.
ERR_FIFOFINISHED	302h	770	FIFO transfer has been finished, programmed number of buffers has been transferred.
ERR_FIFOSETUP	309h	777	FIFO setup not possible, transfer rate to high (max 250 MB/s).
ERR_TIMESTAMP_SYNC	310h	784	Synchronisation to external timestamp reference clock failed. At initialisation is checked wether there is a clock edge present at the input.
ERR_STARHUB	320h	800	The autorouting function of the star-hub initialisation has failed. Please check whether all cables are mounted correctly.

Pin assignment of the multipin connector

The 40 lead multipin connector is the main connector for all of Spectrum's digital boards and is additionally used for different options, like "Extra I/O" or the additional digital inputs (on analog acquisition boards only) or additional digital outputs (on analog generation boards only).

The connectors for all the options are mounted on an extra bracket, while the main connectors for the digital boards are mounted directly on the board's bracket. Only in case that a digital board uses more than two connectors (more than 32 in and/or output bits) an additional bracket will be used for mounting the connectors as well.

The pin assignment depends on what type of board you have and on which of the below mentioned options are installed.



Extra I/O with external connector(Option -XMF)

B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13	B14	B15	B16	B17	B18	B19	B20
DO	GND	D1	GND	D2	GND	D3	GND	D4	GND	D5	GND	D6	GND	D7	GND	n.c.	n.c.	n.c.	n.c.
A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19	A20
D8	GND	D9	GND	D10	GND	D11	GND	D12	GND	D13	GND	D14	GND	D15	GND	n.c.	n.c.	n.c.	n.c.
B21	B22	B23	B24	B25	B26	B27	B28	B29	B30	B31	B32	B33	B34	B35	B36	B37	B38	B39	B40
D16	GND	D17	GND	D18	GND	D19	GND	D20	GND	D21	GND	D22	GND	D23	GND	n.c.	n.c.	n.c.	n.c.
A21	A22	A23	A24	A25	A26	A27	A28	A29	A30	A31	A32	A33	A34	A35	A36	A37	A38	A39	A40
A0	GND	GND	GND	A1	GND	GND	GND	A2	GND	GND	GND	A3	GND	GND	GND	n.c.	n.c.	n.c.	n.c.

A3...A0 are the pins for the analog outputs, while D23...D0 are the 24 digital I/Os.

Main digital outputs

Channel 0:

B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13	B14	B15	B16	B17	B18	B19	B20
D8	GND	D9	GND	D10	GND	D11	GND	D12	GND	D13	GND	D14	GND	D15	GND	Trigger in	GND	Clock in	GND
A 1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19	A20

Channel 1:


B21	B22	B23	B24	B25	B26	B27	B28	B29	B30	B31	B32	B33	B34	B35	B36	B37	B38	B39	B40
D8	GND	D9	GND	D10	GND	D11	GND	D12	GND	D13	GND	D14	GND	D15	GND	Trigger in	GND	n.c.	GND
A21	A22	A23	A24	A25	A26	A27	A28	A29	A30	A31	A32	A33	A34	A35	A36	A37	A38	A39	A40

Pin assignment of the multipin cable


The 40 lead multipin cable is used for the additional digital inputs (on analog acquisition boards only) or additional digital outputs (on analog generation boards only) as well as for the digital I/O or pattern generator boards.

The flat ribbon cable is shipped with the boards that are equipped with one or more of the above mentioned options. The cable ends are assembled with two standard 20 pole IDC socket connector so you can easily make connections to your type of equipment or DUT (device under test).

The pin assignment is given in the table in the according chapter of the appendix.



IDC footprints



The 20 pole IDC connectors have the following footprints. For easy usage in your PCB the cable footprint as well as the PCB top footprint are shown here. Please note that the PCB footprint is given as top view.



The following table shows the relation between the card connector pin and the IDC pin:t


IDC footprint pin	Card connector pin
1	A1, A21, A41, A61, B1, B21, B41 or B61
3	A3, A23, A43, A63, B3, B23, B43 or B63
5	A5, A25, A45, A65, B5, B25, B45 or B65
7	A7, A27, A47, A67, B7, B27, B47 or B67
9	A9, A29, A49, A69, B9, B29, B49 or B69
11	A9, A29, A49, A69, B9, B29, B49 or B69
13	A13, A33, A53, A73, B13, B33, B53 or B73
15	A15, A35, A55, A75, B15, B35, B55 or B75
17	A17, A37, A57, A77, B17, B37, B57 or B77
19	A19, A39, A59, A79, B19, B39, B59 or B79

Card connector pin	IDC footprint pin
A2, A22, A42, A62, B2, B22, B42 or B62	2
A4, A24, A44, A64, B4, B24, B44 or B64	4
A6, A26, A46, A66, B6, B26, B46 or B66	6
A8, A28, A48, A68, B8, B28, B48 or B68	8
A10, A30, A50, A70, B10, B30, B50 or B70	10
A12, A32, A52, A72, B12, B32, B52 or B72	12
A14, A34, A54, A74, B14, B34, B54 or B74	14
A16, A36, A56, A76, B16, B36, B56 or B76	16
A18, A38, A58, A78, B18, B38, B58 or B78	18
A20, A40, A60, A80, B20, B40, B60 or B80	20

Pin assignment of the internal multipin connector

The 26 lead internal connector is used for the option "Extra I/O" (-XIO) without the external connector described before.

The connector mentioned here is mounted on the bottom side of the Extra I/O module.



Extra I/O with internal connector (Option -XIO)

Pin2	Pin4	Pin6	Pin8	Pin10	Pin12	Pin14	Pin16	Pin18	Pin20	Pin22	Pin24	Pin26
A2	A0	GND	D14	D12	D10	D8	GND	D6	D4	D2	DO	GND
					_						_	
Pin 1	Pin3	Pin5	Pin7	Pin9	Pin11	Pin13	Pin15	Pin17	Pin19	Pin21	Pin23	Pin25

A3...A0 are the pins for the analog outputs, while D15...D0 are the 16 digital I/Os.