

MI.60xx - 14 bit 125 MS/s Arbitrary Waveform Generator

- Standard PCI format
- Fast 14 bit arbitrary waveform generator
- Models with 20 MS/s, 60 MS/s or 125 MS/s
- 1, 2 or 4 channel versions
- Simultaneously sampling on all channels
- Output up to ± 3 V in 50 Ohm
- Amplifier option available for ±10 V
- Offset and amplitude programmable
- 3 software selectable filters
- Up to 256 MSample memory
- FIFO mode
- Bank Switching mode
- Synchronization possible
- Software SPEasyGenerator included

Product range overview

Model	1 channel	2 channels	4 channels
MI.6011	20 MS/s	20 MS/s	
MI.6012	20 MS/s	20 MS/s	20 MS/s
MI.6021	60 MS/s	60 MS/s	
MI.6022	60 MS/s	60 MS/s	60 MS/s
MI.6030	125 MS/s		
MI.6031	125 MS/s	125 MS/s	
MI.6033	125 MS/s	60 MS/s	
MI.6034	125 MS/s	125 MS/s	60 MS/s


Software/Drivers

A large number of drivers and examples are delivered with the board or are available as an option:

- Windows NT/2000 32 bit drivers
- Windows XP/Vista/7/8/10, 32 and 64 bit driver
- Linux 32bit and 64bit drivers
- SBench 6.x Base version for Windows and Linux
- Microsoft Visual C++ examples
- Borland Delphi examples
- Microsoft Visual Basic & Excel examples
- Python examples
- LabWindows/CVI examples
- LabVIEW drivers and examples
- MATLAB drivers and examples
- Other 3rd party drivers (e.g. VEE,DASYLab) are partly available upon request

General Information


The MI.60xx series offers 8 different versions of arbitrary waveform generators for the PCI bus. With these boards it is possible to generate free definable waveforms on several channels synchronously. There are up to four channels on one board with a maximum sampling rate of 125 MS/s. The internal standard Sync-bus allows the setup of synchronous multi channel systems with higher channel numbers. It is also



possible to combine the arbitrary waveform generator with other boards of the MI product family like analogue or digital acquisition boards.

With the up to 256 MSample large on-board memory long waveforms can be generated even with high sampling rates. The memory can also be used as a FIFO buffer to make continuously data transfer from PC memory or hard disk.

Hardware block diagram



Software programmable parameters

sampling rate	1 kS/s to max sampling rate, external clock, ref clock
Output amplitude	± 100 mV up to ± 3 V in 1 mV steps (Amp option: ± 333 mV up to ± 10 V)
Output offset	±3 V selectable in 1 mV steps (Amp otpion: ±10 V in 3 mV steps)
Filters	no filter or one of 3 different filters as defined in technical data section
Mode	Singleshot, Continuous, Standard, Bank Switching
Clock mode	internal PLL, int.quartz, external, ext. divided, ext. reference clock
Clock impedance	50 Ohm / 1 MOhm
Trigger impedance	50 Ohm / 1 MOhm
Trigger mode	External, Software
Memory depth	32 up to installed memory in steps of 32
Posttrigger	32 up to 128 M in steps of 32
Multiple Replay segmentsize	32 up to installed memory / 2 in steps of 32

Possibilities and options

FIFO mode

The FIFO mode is designed for continuous data transfer between measurement board and PC memory (up to 100 MB/s) or hard disk (up to 50 MB/s). The control of the data stream is done automatically by the driver on interrupt request.


External trigger I/O

All instruments can be triggered using an external TTL signal. It's possible to use positive or negative edge also in combination with a programmable pulse width. An internally recognised trigger event can - when activated by software - be routed to the trigger connector to start external instruments.

External clock I/O

Using a dedicated connector a sampling clock can be fed in from an external system. It's also possible to output the internally used sampling clock to synchronise external equipment to this clock.


Reference clock



The option to use a precise external reference clock (typically 10 MHz) is necessary to synchronize the instrument for high-quality

measurements with external equipment (like a signal source). It's also possible to enhance the stability of the sampling clock in this way. The driver automatically generates the requested sampling clock from the fed in reference clock.

Digital marker outputs



This option outputs additional synchronous digital channels phase-stable with the analog data. When this option is installed there are 2 additional digital out-

puts for every analog D/A channel. The digital data is stored in the upper two bits of the 16 bit data word.

Bank Switching

In bank switching mode two different signals of the same length are written in the on-board memory. Controlled by an external bank signal that is individually available for every channel one of the signals is selected for output. The user can define whether the signal should switch immediately or whether the complete signal should be generated up to the end.

Cascadina

The cascading option synchronises up to 4 Spectrum boards internally. It's the easiest way to build up a multi channel system. There is a phase delay between two boards of about 500 pico seconds when this synchronisation option is used.

Star-Hub


The star-hub is an additional module allowing the phase stable synchronisation of up to 16 boards. Independent of the number of boards there is no phase delay between all channels. The star hub distributes trigger and clock information between all boards. As a result all connected boards are running with the same clock and the same trigger.

Extra I/O

The Extra I/O module adds 24 additional digital I/O lines and 4 analog outputs on an extra connector. These additional lines are independent from the standard function and can be controlled asynchronously. There is also an internal version available with 16

digital I/Os and 4 analog outputs that can be used directly at the rear board connector.


Multiple Replay



The Multiple Replay mode allows the fast output generation on several trigger events without restarting the hardware. With this option very fast repetition rates can be

achieved. The on-board memory is divided into several segments of the same size. Each segment can contain different data which will then be played with the occurrence of each trigger event.

Gated Replay



The Gated Sampling mode allows data replay controlled by an external gate signal. Data is only replayed if the gate signal has attained a

programmed level.

Singleshot output

When singleshot output is activated the data of the on-board memory is played exactly one time. The trigger source can be either one of the external trigger inputs or the software trigger. After the first trigger additional trigger events will be ignored.

Continuous output

When continuous output is activated the data of the on-board memory is replayed continuously until a stop command is executed. As trigger source one can use the external TTL trigger or the software trigger.

±10 V Amplifier



The amplifier board allows the output of $\pm 10~V$ on up to four channels without software modification. The standard outputs of the card are amplified by factor 3.33. The amplifier which has 30 MHz bandwidth has an output impedance of 50 Ohm. This allows $\pm 10~V$ with high impedance termination or ± 5

V with 50 ohm termination.

Technical Data

Resolution (MI.60xx) Integral linearity (DAC) Differential linearity (DAC) Output resistance < 1 Ohm Max output swing in 50 Ohm ± 3 V (offset + amplitude)

Max slew rate (no filter) Multi: Trigger to 1st sample delay Multi: Recovery time

Ext. clock: delay to internal clock Output to trigger out delay 1 channel Output to trigger out delay 2 channels

Crosstalk @ 1 MHz signal ±3 V Output accuracy Min internal clock Min external clock

Bank input:Standard TTL level

Trigger input:Standard TTL level

Trigger output

± 1.5 LSB typ. ± 1.0 LSB typ.

> 0.9 V/ns fixed < 20 samples $42 \text{ ns} \pm 2 \text{ ns}$

< 5 MS/s: -5 samples, > 5 MS/s: -21 samples < 5 MS/s: -3.5 samples, > 5 MS/s: -12 sampl.

< -80 dB < 1% 1 kS/s

Low: -0.5 > level < 0.8 V High: 2.0 V > level < 5.5 V

Low: -0.5 > level < 0.8 V High: 2.0 V > level < 5.5 V

Trigger pulse must be valid ≥ 2 clock periods.

Standard TIL, capable of driving 50 Ohm. low < 0.4 V (@ 20 mA, max 64 mA) High > 2.4 V (@ -20 mA, max -48 mA) One positive edge after the first internal trigger

312 mm x 107 mm Dimension Width (Standard) 1 full size slot 1 full size slot and 1 half size slot Width (with digital outputs)

Width (with star hub option) 2 full size slots Width of Amplifier option 1 half size slot 3 mm SMB male Analogue connector

40 pol half pitch (Hirose FX2 series) Digital connector Digital Outputs delay to analog sample O samples (due to internal correction) Digital Outputs voltage and current Low \leq 0.4 V, High \geq 3.8 V, max. \pm 8 mA

Warm up time 10 minutes 0°C to 50°C Operating temperature -10°C to 70°C Storage temperature 10% to 90% Humidity Offset stepsize < 2 mV Amplitude stepsize < 1 mV

Power consumption 5 V @ full speed max 3.7 A (18.5 Watt)

Power consumption 5 V @ power down max 2.3 A (11.5 Watt)

Low: -0.5 V > level < 0.8 V High: 2.0 V > level < 5.5 V Clock input: Standard TTL level

Rising edge. Duty cycle: $50\% \pm 5\%$ Clock output Standard TTL, capable of driving 50 Ohm Low < 0.4 V (@ 20 mA, max 64 mA) High > 2.4 V (@ -20 mA, max -48 mA)

Clock and Filter

	MI.6011 MI.6012	MI.6021 MI.6022	MI.6030 MI.6033	MI.6031 MI.6034		
max internal clock	20 MS/s	60 MS/s	125 MS/s	125 MS/s		
max external clock	20 MS/s	60 MS/s	125 MS/s	125 MS/s		
-3 dB bandwidth no filter	> 10 MHz	> 30 MHz	> 60 MHz	> 60 MHz		
Filter 3: Characteristics	4th orde	4th order Butterworth		5th order Butterworth		
Filter 3: -3 dB bandwidth	5 MHz (typ. 5.4 MHz)	10 MHz (typ. 11.4 MHz)	25 MHz (typ. 26.5 MHz)	25 MHz (typ. 26.5 MHz)		
Filter 2: Characteristics	4th orde	4th order Butterworth		4th order Butterworth		
Filter 2: -3 dB bandwidth	1 MHz (typ. 1.2 MHz)	2 MHz (typ. 2.4 MHz)	5 MHz (typ. 5.8 MHz)	5 MHz (typ. 5.8 MHz)		
Filter 1: Characteristics	4th orde	4th order Butterworth		4th order Butterworth		
Filter 1: -3 dB bandwidth	100 kHz (typ. 96 kHz)	200 kHz (typ. 200 kHz)	500 kHz (typ. 495 kHz)	500 kHz (typ. 495 kHz)		

Dynamic Parameters

	MI.6011 MI.6012	MI.6011 MI.6012	MI.6011 MI.6012	MI.6021 MI.6022	MI.6021 MI.6022	MI.6030 MI.6031 MI.6033 MI.6034	MI.6030 MI.6031 MI.6033 MI.6034	MI.6030 MI.6031 MI.6033 MI.6034	MI.6030 MI.6031 MI.6033 MI.6034
Test - Samplerate	20 MS/s	20 MS/s	20 MS/s	60 MS/s	60 MS/s	62.5 MS/s	62.5 MS/s	125 MS/s	125 MS/s
Output Frequency	80 kHz	800 kHz	4 MHz	170 kHz	1.7 MHz	400 kHz	4 MHz	400 kHz	4 MHz
Output Level	±2 V	±2 V	±2 V	±2 V					
Used Filter	100 kHz	1 MHz	5 MHz	200 kHz	2 MHz	500 kHz	5 MHz	500 kHz	5 MHz
SNR (typ)	> 61.5 dB	> 60.2 dB	> 54.5 dB	> 61.5 dB	> 59.5 dB	> 61.5 dB	> 55.0 dB	> 61.0 dB	> 56.0 dB
THD (typ)	< -70.4 dB	< -67.5 dB	< -45.0 dB	< -72.7 dB	< -62.5 dB	< -71.5 dB	< -55.6 dB	< -71.5 dB	< -56.0 dB
SFDR (typ), excl harm.	> 85.5 dB	> 72.0 dB	> 60.0 dB	> 81.5 dB	> 68.5 dB	> 82.8 dB	> 66.5 dB	> 72.0 dB	> 67.0 dB

Dynamic parameters are measured at the given output level and 50 Ohm termination with a high resolution data acquisition card and are calculated from the spectrum. The sample rate that is selected is the maximum possible one. All available channels are activated for the tests. SNR and SFDR figures may differ depending on the quality of the used PC. SNR = Signal to Noise Ratio, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range

Order information

Order No	Description	Order No	Description
MI6011	MI.6011 with 8 MSample memory and drivers/SBench 5.x	Ml6xxx-16M	Option: 16 MSample memory instead of 8 MSample standard mem
MI6012	MI.6012 with 8 MSample memory and drivers/SBench 5.x	MI6xxx-32M	Option: 32 MSample memory instead of 8 MSample standard mem
MI6021	MI.6021 with 8 MSample memory and drivers/SBench 5.x	MI6xxx-64M	Option: 64 MSample memory instead of 8 MSample standard mem
MI6022	MI.6022 with 8 MSample memory and drivers/SBench 5.x	MI6xxx-128M	Option: 128 MSample memory instead of 8 MSample standard mem
MI6030	MI.6030 with 8 MSample memory and drivers/SBench 5.x	MI6xxx-256M	Option: 256 MSample memory instead of 8 MSample standard mem
MI6031	MI.6031 with 8 MSample memory and drivers/SBench 5.x	Ml6xxx-up	Additional handling costs for later memory upgrade
MI6033	MI.6033 with 8 MSample memory and drivers/SBench 5.x		
MI6034	MI.6034 with 8 MSample memory and drivers/SBench 5.x	MI6xxx-smod	Star Hub: Synchronisation of 2 - 16 boards, one option per system
		Mlxxxx.xio	Extra I/O, internal connector: 16 DI/O, 4 Analog out
Ml6xxx-mr	Option Multiple Replay: Memory segmentation	Mlxxxx-xmf	Extra I/O, external connector: 24 DI/O, 4 Analog out, incl. cable
Ml6xxx-gs	Option Gated Sampling: Gate signal controls replay	Ml6xxx-1Amp	±10 V Amplifier board with 1 channel
MI60xx-dig	Additional 2 synchronous digital outputs per channel, incl. cable	Ml6xxx-2Amp	±10 V Amplifier board with 2 channels
Ml6xxx-cs	Synchronisation of 2 - 4 boards, one option per system	MI6xxx-4Amp	±10 V Amplifier board with 4 channels
Cab-3f-9m-80	Adapter cable: SMB female to BNC male 80 cm	MI60xx-dl	DASYLab driver for MI.60xx series
Cab-3f-9m-200	Adapter cable: SMB female to BNC male 200 cm	MI60xx-hp	VEE driver for MI.60xx series
Cab-3f-9f-80	Adapter cable: SMB female to BNC female 80 cm	MI60xx-lv	LabVIEW driver for MI.60xx series
Cab-3f-9f-200	Adapter cable: SMB female to BNC female 200 cm	MATLAB	MATLAB driver for all MI.xxxx, MC.xxxx and MX.xxxx series.

Technical changes and printing errors possible

Sench, digitizerNETBOX and generatorNETBOX are registered trademarks of Spectrum Instrumentation GmbH. Microsoft, Visual C++, Visual Basic, Windows 98, Windows NT, Windows 2000, Windows XP, Windows VI, Windows VI, Windows NT, Windows