


MI.30xx - 12 bit transient recorder up to 200 MS/s

- Standard PCI format
- Fastest 12 bit A/D converter board
- Up to 200 MS/s on one channel
- Up to 100 MS/s on two channels
- Up to 60 MS/s on four channels
- Simultaneously sampling on all channels
- 6 input ranges: ± 200 mV up to ± 10 V
- Up to 256 MSample memory
- FIFO mode for slower samplerates
- Window and pulsewidth trigger
- Input offset up to $\pm 100\%$
- Synchronization possible



Product range overview

All 16 boards of the MI.30xx series may use the on-board memory completely for the currently active number of channels.


| Model | 1 channel | 2 channels | 4 channels |
|---------|-----------|------------|------------|
| MI.3010 | 80 MS/s | | |
| MI.3011 | 40 MS/s | 40 MS/s | |
| MI.3012 | 80 MS/s | 40 MS/s | |
| MI.3013 | 40 MS/s | 40 MS/s | 40 MS/s |
| MI.3014 | 80 MS/s | 80 MS/s | 40 MS/s |
| MI.3015 | 160 MS/s | 80 MS/s | |
| MI.3016 | 160 MS/s | 80 MS/s | 40 MS/s |
| MI.3020 | 100 MS/s | | |
| MI.3021 | 50 MS/s | 50 MS/s | |
| MI.3022 | 100 MS/s | 50 MS/s | |
| MI.3023 | 50 MS/s | 50 MS/s | 50 MS/s |
| MI.3024 | 100 MS/s | 100 MS/s | 50 MS/s |
| MI.3025 | 200 MS/s | 100 MS/s | |
| MI.3026 | 200 MS/s | 100 MS/s | 50 MS/s |
| MI.3027 | 100 MS/s | 100 MS/s | |
| MI.3031 | 60 MS/s | 60 MS/s | |
| MI.3033 | 60 MS/s | 60 MS/s | 60 MS/s |

Software/Drivers

A large number of drivers and examples are delivered with the board:

- Windows NT/2000 32 bit drivers
- Windows XP/Vista/7/8/10, 32 and 64 bit driver
- Linux 32bit and 64bit drivers
- SBench 6.x Base version for Windows and Linux
- Visual C++/Borland C++ Builder examples
- Borland Delphi examples
- Microsoft Visual Basic & Excel examples
- Python examples
- LabWindows/CVI examples
- LabVIEW - drivers and examples
- MATLAB - drivers and examples
- Other 3rd party drivers (e.g. VEE,DASYLab) are partly available upon request

Hardware block diagram



Software programmable parameters

| | |
|--------------------------------|---|
| Samplerate | 1 kS/s to max samplerate, external clock, ref clock |
| Input Range | ± 200 mV, ± 500 mV, ± 1 V, ± 2 V, ± 5 V, ± 10 V |
| Input impedance | 50 Ohm / 1 MOhm |
| Input Offset | $\pm 100\%$ in steps of 1% |
| Clock mode | internal PLL, int.quartz, external, ext. divided, ext. reference clock |
| Clock impedance | 50 Ohm / 1 MOhm |
| Trigger impedance | 50 Ohm / 1 MOhm |
| Trigger mode | Channel, External, Software, Auto, Windows, Pulse |
| Trigger level | 1/256 to 255/256 of input range |
| Trigger edge | rising edge, falling edge or both edges |
| Trigger pulsewidth | 1 to 255 samples in steps of 1 sample |
| Memory depth | 32 up to installed memory in steps of 32 |
| Posttrigger | 32 up to 128 M in steps of 32 |
| Multiple Recording segmentsize | 32 up to installed memory / 2 in steps of 32 |

Application examples


| | | |
|------------|-------------------|------------------------------|
| LDA/PDA | Production test | Laboratory equipment |
| Radar | Spectroscopic | Test of mobile communication |
| Ultrasound | Medical equipment | Sonar |

Possibilities and options

Input impedance

All inputs could individually be switched by software between 50 Ohm and 1 MOhm input impedance. If using fast signals and high sampling rates or have 50 Ohm cable impedance the use of the 50 Ohm termination is recommended to minimise noise and signal reflections. If using weak signal sources or standard probes the use of the 1 MOhm termination is helpful.

Ring buffer mode



The ring buffer mode is the standard mode of all oscilloscope instruments. Digitized data is continuously written into a ring memory until a trigger event is detected.

After the trigger, post-trigger samples are recorded and pre-trigger samples can also be stored. The number of pre-trigger samples available simply equals the total ring memory size minus the number of post trigger samples.

FIFO mode

The FIFO mode is designed for continuous data transfer between measurement board and PC memory (up to 100 MB /s) or hard disk (up to 50 MB/s). The control of the data stream is done automatically by the driver on interrupt request.

Channel trigger

The data acquisition boards offer a wide variety of trigger modes. Besides the standard signal checking for level and edge as known from oscilloscopes it's also possible to define a window trigger. All trigger modes can be combined with the pulsewidth trigger. This makes it possible to trigger on signal errors like too long or too short pulses.


External trigger I/O

All instruments can be triggered using an external TTL signal. It's possible to use positive or negative edge also in combination with a programmable pulse width. An internally recognised trigger event can - when activated by software - be routed to the trigger connector to start external instruments.

Pulse width

Defines the minimum or maximum width that a trigger pulse must have to generate a trigger event. Pulse width can be combined with channel trigger, pattern trigger and external trigger.


Multiple Recording



The Multiple Recording mode allows the recording of several trigger events without re-starting the hardware. With this option very fast repetition rates can be achieved. The

on-board memory is divided in several segments of same size. Each of them is filled with data if a trigger event occurs.

Gated Sampling




programmed level.

The Gated Sampling mode allows data recording controlled by an external gate signal. Data is only recorded if the gate signal has a

External clock I/O

Using a dedicated connector a sampling clock can be fed in from an external system. It's also possible to output the internally used sampling clock to synchronise external equipment to this clock.


Reference clock



The option to use a precise external reference clock (typically 10 MHz) is necessary to synchronize the instrument for high-quality

measurements with external equipment (like a signal source). It's also possible to enhance the stability of the sampling clock in this way. The driver automatically generates the requested sampling clock from the fed in reference clock.

Digital inputs



This option acquires additional synchronous digital channels phase-stable with the analog data. When the option is installed there are 4 additional digital inputs for every analog A/D channel.

puts for every analog A/D channel.

Cascading

The cascading option synchronises up to 4 Spectrum boards internally. It's the easiest way to build up a multi channel system. There is a phase delay between two boards of about 500 pico seconds when this synchronisation option is used.


Star-Hub

The star-hub is an additional module allowing the phase stable synchronisation of up to 16 boards. Independent of the number of boards there is no phase delay between all channels. The star hub distributes trigger and clock information between all boards. As a result all connected boards are running with the same clock and the same trigger.

Extra I/O

The Extra I/O module adds 24 additional digital I/O lines and 4 analog outputs on an extra connector. These additional lines are independent from the standard function and can be controlled asynchronously. There is also an internal version available with 16 digital I/Os and 4 analog outputs that can be used directly at the rear board connector.


Timestamp



The timestamp function writes the time positions of the trigger events in an extra memory. The timestamps are relative to the start of recording, a defined zero time, externally synchronized to a radio clock, an IRIG-B a GPS receiver.

Using the external synchronization gives a precise time relation for acquisitions of systems on different locations.

SBench 6



A base license of SBench 6, the easy-to-use graphical operating software for Spectrum cards, is included in the delivery. The base license makes it possible to test the card, display acquired data and make some basic measurements. It's a valuable tool for checking the card's performance and assisting with the unit's initial setup. The cards also come with a demo license for the SBench 6

professional version. This license gives the user the opportunity to test the additional features of the professional version with their hardware. The professional version contains several advanced measurement functions, such as FFTs and X/Y display, import and export utilities as well as support for all acquisition modes including data streaming. Data streaming allows the cards to continuously acquire data and transfer it directly to the PC RAM or hard disk. SBench 6 has been optimized to handle data files of several GBytes. SBench 6 runs under Windows as well as Linux (KDE, GNOME and Unity) operating systems. A test version of SBench 6 can be downloaded directly over the internet and can run the professional version in a simulation mode without any hardware installed. Existing customers can also request a demo license for the professional version from Spectrum. More details on SBench 6 can be found in the SBench 6 data sheet.

Technical Data

| | | | |
|-------------------------------------|---|---|--|
| Resolution | 12 bit | Input signal with 50 Ohm termination | max 5 V rms |
| Differential linearity error | ≤ 1 LSB (ADC) | Input impedance | 50 Ohm / 1 MOhm 25 pF |
| Integral linearity error | ≤ 1 LSB (ADC) | Overvoltage protection (range ≤ ±1 V) | ±5 V |
| Offset error | adjustable by user | Overvoltage protection (range > ±1 V) | ±50 V |
| Gain error | < 1% | Digital Inputs input impedance | 110 Ohm @ 2.5 V |
| Crosstalk 1 MHz signal, 50 Ohm term | < -70 dB | Digital Inputs delay to analog sample | -12 samples |
| Multi: Trigger to 1st sample delay | -10 to +20 samples (fix) | Dimension | 312 mm x 107 mm |
| Multi: Recovery time | < 20 samples | Width (Standard) | 1 full size slot |
| ext. Trigger accuracy (<125 MS/s) | 1 Samples | Width (with digital inputs or star hub) | 1 full size slot and 1 half size slot |
| ext. Trigger accuracy (>160 MS/s) | 2 Samples | Connector | 3 mm SMB male |
| int. Trigger accuracy | 1 Sample | Warm up time | 10 minutes |
| Trigger output delay | | Operating temperature | 0°C to 50°C |
| | | Storage temperature | -10°C to 70°C |
| Ext. clock: delay to internal clock | 42 ns ± 2 ns | Humidity | 10% to 90% |
| Min internal clock | 1 kS/s | Power consumption 5 V @ full speed | max 3.4 A (17.0 Watt) |
| Min external clock | 1 MS/s | Power consumption 5 V @ power down | max 2.3 A (11.5 Watt) |
| Trigger input: Standard TTL level | Low: -0.5 > level < 0.8 V High: 2.0 V > level < 5.5 V Trigger pulse must be valid ≥ 2 clock periods. | Clock input: Standard TTL level | Low: -0.5 V > level < 0.8 V High: 2.0 V > level < 5.5 V Rising edge. Duty cycle: 50% ± 5% |
| Trigger output | Standard TTL, capable of driving 50 Ohm. Low < 0.4 V (@ 20 mA, max 64 mA) High > 2.4 V (@ -20 mA, max -48 mA) One positive edge after the first internal trigger | Clock output | Standard TTL, capable of driving 50 Ohm Low < 0.4 V (@ 20 mA, max 64 mA) High > 2.4 V (@ -20 mA, max -48 mA) |

Dynamic Parameters

| | MI.3011 MI.3013 | MI.3021 MI.3023 | MI.3031 MI.3033 | MI.3010 MI.3012 MI.3014 | MI.3020 MI.3022 MI.3024 MI.3027 | MI.3015 MI.3016 | MI.3025 MI.3026 |
|-------------------------------|--------------------|--------------------|--------------------|-------------------------------|--|--------------------|--------------------|
| max internal clock | 40 MS/s | 50 MS/s | 62.5 MS/s | 80 MS/s | 100 MS/s | 160 MS/s | 200 MS/s |
| max external clock | 40 MS/s | 50 MS/s | 62.5 MS/s | 80 MS/s | 100 MS/s | 80 MS/s | 100 MS/s |
| -3 dB bandwidth | > 20 MHz | > 25 MHz | > 30 MHz | > 40 MHz | > 40 MHz | > 40 MHz | > 40 MHz |
| Zero noise level (< 125 MS/s) | < 1.5 LSB rms | < 1.5 LSB rms | < 1.75 LSB rms | < 2.0 LSB rms | < 2.0 LSB rms | < 2.0 LSB rms | < 2.0 LSB rms |
| Zero noise level (> 125 MS/s) | n.a. | n.a. | n.a. | n.a. | n.a. | < 3.0 LSB rms | < 3.0 LSB rms |
| Test - Samplerate | 40 MS/s | 50 MS/s | 60 MS/s | 80 MS/s | 100 MS/s | 80 MS/s | 100 MS/s |
| Testsignal frequency | 1 MHz | 1 MHz | 1 MHz | 1 MHz | 1 MHz | 1 MHz | 1 MHz |
| SNR (typ) | >65.5 dB | >65.5 dB | >63.7 dB | >65.3 dB | >65.1 dB | >65.3 dB | >63.9 dB |
| THD (typ) | <74.5 dB | <74.5 dB | <73.6 dB | <74.5 dB | <74.5 dB | <74.3 dB | <74.0 dB |
| SFDR (typ), excl harm. | >79.5 dB | >79.5 dB | >74.3 dB | >79.1 dB | >78.8 dB | >79.0 dB | >75.3 dB |
| SINAD (typ) | >64.7 dB | >64.7 dB | >63.3 dB | >64.8 dB | >64.5 dB | >64.8 dB | >63.5 dB |
| ENOB (based on SINAD) | >10.5 | >10.5 | >10.2 | >10.5 | >10.4 | >10.5 | >10.3 |

Dynamic parameters are measured at ± 1 V input range (if no other range is stated) and 50 Ohm termination with the samplerate specified in the table. Measured parameters are averaged 20 times to get typical values. Test signal is a pure sine wave of the specified frequency with > 99% amplitude. SNR and RMS noise parameters may differ depending on the quality of the used PC. SNR = Signal to Noise Ratio, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range, SINAD = Signal Noise and Distortion, ENOB = Effective Number of Bits. For a detailed description please see application note 002.

Order information

| Order No | Description | Order No | Description |
|---------------|---|---------------|---|
| MI3010 | MI.3010 with 8 MSample memory and drivers/SBench 5.x | MI3xxx-16M | Option: 16 MSample memory instead of 8 MSample standard mem |
| MI3011 | MI.3011 with 8 MSample memory and drivers/SBench 5.x | MI3xxx-32M | Option: 32 MSample memory instead of 8 MSample standard mem |
| MI3012 | MI.3012 with 8 MSample memory and drivers/SBench 5.x | MI3xxx-64M | Option: 64 MSample memory instead of 8 MSample standard mem |
| MI3013 | MI.3013 with 8 MSample memory and drivers/SBench 5.x | MI3xxx-128M | Option: 128 MSample memory instead of 8 MSample standard mem |
| MI3014 | MI.3014 with 8 MSample memory and drivers/SBench 5.x | MI3xxx-256M | Option: 256 MSample memory instead of 8 MSample standard mem |
| MI3015 | MI.3015 with 8 MSample memory and drivers/SBench 5.x | MI3xxx-up | Additional handling costs for later memory upgrade |
| MI3016 | MI.3016 with 8 MSample memory and drivers/SBench 5.x | | |
| MI3020 | MI.3020 with 8 MSample memory and drivers/SBench 5.x | MI3xxx-mr | Option Multiple Recording: Memory segmentation |
| MI3021 | MI.3021 with 8 MSample memory and drivers/SBench 5.x | MI3xxx-gs | Option Gated Sampling: Gate signal controls acquisition |
| MI3022 | MI.3022 with 8 MSample memory and drivers/SBench 5.x | MI3xxx-dig | Additional 4 synchronous digital inputs per channel, incl. cable |
| MI3023 | MI.3023 with 8 MSample memory and drivers/SBench 5.x | MI3xxx-cs | Synchronisation of 2 - 4 boards, one option per system |
| MI3024 | MI.3024 with 8 MSample memory and drivers/SBench 5.x | MI.30xx-hbw | 100 MHz bandwidth for MI.3025/26 at fixed ±500 mV input |
| MI3025 | MI.3025 with 8 MSample memory and drivers/SBench 5.x | MI30xx-dl | DASYLab driver for MI.30xx series |
| MI3026 | MI.3026 with 8 MSample memory and drivers/SBench 5.x | MI30xx-hp | VEE driver for MI.30xx series |
| MI3027 | MI.3027 with 8 MSample memory and drivers/SBench 5.x | MI30xx-iv | LabVIEW driver for MI.30xx series |
| MI3031 | MI.3031 with 8 MSample memory and drivers/SBench 5.x | MATLAB | MATLAB driver for all MI.xxxx, MC.xxxx and MX.xxxx series. |
| MI3033 | MI.3033 with 8 MSample memory and drivers/SBench 5.x | | |
| MI3xxx-smod | Star Hub: Synchronisation of 2 - 16 boards, one option per system | MI3xxx-time | Timestamp option: Extra memory for trigger time |
| Mlxxxx-xio | Extra I/O, internal connector: 16 DI/O, 4 Analog out | Mlxxxx-xmf | Extra I/O, external connector: 24 DI/O, 4 Analog out, incl. cable |
| Cab-3f-9m-80 | Adapter cable: SMB female to BNC male 80 cm | Cab-3f-9f-80 | Adapter cable: SMB female to BNC female 80 cm |
| Cab-3f-9m-200 | Adapter cable: SMB female to BNC male 200 cm | Cab-3f-9f-200 | Adapter cable: SMB female to BNC female 200 cm |

Technical changes and printing errors possible

SBench, digitizerNETBOX and generatorNETBOX are registered trademarks of Spectrum Instrumentation GmbH. Microsoft, Visual C++, Visual Basic, Windows, Windows 98, Windows NT, Window 2000, Windows XP, Windows Vista, Windows 7, Windows 8 and Windows 10 are trademarks/registered trademarks of Microsoft Corporation. LabVIEW, DASYLab, Diadem and LabWindows/CVI are trademarks/registered trademarks of National Instruments Corporation. MATLAB is a trademark/registered trademark of The Mathworks, Inc. Delphi and C++Builder are trademarks/registered trademarks of Embarcadero Technologies, Inc. Keysight VEE, VEE Pro and VEE OneLab are trademarks/registered trademarks of Keysight Technologies, Inc. FlexPro is a registered trademark of Weisang GmbH & Co. KG. PCIe, PCI Express and PCI-X and PCI-SIG are trademarks of PCI-SIG. LXI is a registered trademark of the LXI Consortium. PICMG and CompactPCI are trademarks of the PCI Industrial Computation Manufacturers Group. Oracle and Java are registered trademarks of Oracle and/or its affiliates. Intel and Intel Xeon are trademarks or registered trademarks of Intel Corporation. AMD and Opteron are trademarks or registered trademarks of Advanced Micro Devices. NVIDIA, CUDA, GeForce, Quadro and Tesla are trademarks/registered trademarks of NVIDIA Corporation.