

DN6.44x - 24 channel 14/16 bit digitizerNETBOX up to 500 MS/s

- 12, 16, 20 or 24 channels with 130 MS/s up to 500 MS/s
- Simultaneously sampling on all channels
- Separate ADC and amplifier per channel
- Complete on-board calibration
- 6 input ranges: ±200 mV up to ±10 V
- 6, 8, 10 or 12 GSample standard acquisition memory
- Window, re-arm, hysteresis, OR/AND trigger
- Features: Single-Shot, Streaming, ABA mode, Multiple Recording, Gated Sampling, Timestamps

FPGA Options:

- Block Average up to 128k
- Block Statistics/Peak Detect



- Ethernet Remote Instrument
- LXI Core 2011 compatible
- GBit Ethernet Interface
- Sustained streaming mode up to 100 MB/s
- Direct Connection to PC/Laptop
- Connect anywhere in company LAN
- Embedded Webserver for Maintenance/Updates
- Embedded Server option for open Linux platform

Operating Systems

- Windows 7 (SP1), 8, 10,
 Server 2008 R2 and newer
- Linux Kernel 2.6, 3.x, 4.x, 5.x
- Windows/Linux 32 and 64 bit

SBench 6 Professional Included

- Acquisition, Generation and Display of analog and digital data
- Calculation, FFT
- Documentation and Import, Export

Drivers

- LabVIEW, MATLAB, LabWindows/CVI
- C/C++, GNU C++, VB.NET, C#, J#, Delphi, Java, Python
- |V|

| Model | Resolution | Single-Ended Channels | Sampling Speed | Installed Memory |
|------------|------------|--------------------------|-------------------|---------------------|
| DN6.441-12 | 16 Bit | 12 channels | 130 MS/s | 512 MS/channel |
| DN6.441-16 | 16 Bit | 16 channels | 130 MS/s | 512 MS/channel |
| DN6.441-20 | 16 Bit | 20 channels | 130 MS/s | 512 MS/channel |
| DN6.441-24 | 16 Bit | 24 channels | 130 MS/s | 512 MS/channel |
| DN6.442-12 | 16 Bit | 12 channels | 250 MS/s | 512 MS/channel |
| DN6.442-16 | 16 Bit | 16 channels | 250 MS/s | 512 MS/channel |
| DN6.442-20 | 16 Bit | 20 channels | 250 MS/s | 512 MS/channel |
| DN6.442-24 | 16 Bit | 24 channels | 250 MS/s | 512 MS/channel |
| DN6.445-12 | 14 Bit | 12 channels | 500 MS/s | 512 MS/channel |
| DN6.445-16 | 14 Bit | 16 channels | 500 MS/s | 512 MS/channel |
| DN6.445-20 | 14 Bit | 20 channels | 500 MS/s | 512 MS/channel |
| DN6.445-24 | 14 Bit | 24 channels | 500 MS/s | 512 MS/channel |

Export-Versions

| DN6.447-xx | 16 Bit | 12 to 24 channels | 180 MS/s | 512 MS/channel |
|------------|--------|-------------------|----------|----------------|
| DN6.448-xx | 14 Bit | 12 to 24 channels | 400 MS/s | 512 MS/channel |

General Information

The digitizerNETBOX DN6.44x series allows recording of up to 24 channels with sampling rates of 500 MS/s. These Ethernet Remote instruments offer outstanding A/D features both in resolution and signal quality. The combination of high sampling rate and resolution makes these digitizers the top-of-the-range for applications that require high-quality signal acquisition

The digitizerNETBOX can be installed anywhere in the company LAN and can be remotely controlled from a host PC.

Sampling rate restricted versions that do not fall under export restrictions.

Software Support

Windows Support

The digitizerNETBOX/generatorNETBOX/hybridNETBOX can be accessed from Windows 7, Windows 8, Windows 10 (either 32 bit or 64 bit). Programming examples for Visual C++, C++ Builder, LabWindows/CVI, Delphi, Visual Basic, VB.NET, C#, Julia, Python, Java and IVI are included.

Linux Support



The digitizerNETBOX/generatorNET-BOX/hybridNETBOX can be accessed from any Linux system. The Linux support includes SMP systems, 32 bit and 64 bit systems, versatile programming examples for Gnu C++, Python, Julia as well as drivers for MATLAB for

Linux. SBench 6, the powerful data acquisition and analysis software from Spectrum is also included as a Linux version.

Discovery Protocol




The Discovery function helps you to find and identify any Spectrum LXI instruments, like the digitizerNETBOX and generatorNETBOX, avail-

able to your computer on the network. The Discovery function will also locate any Spectrum card products that are managed by an installed Spectrum Remote Server somewhere on the network.

After running the discovery function the card information is cached and can be directly accessed by SBench 6. Furthermore the qualified VISA address is returned and can be used by any software to access the remote instrument.

SBench 6 Professional



The digitizerNETBOX, generator-NETBOX and hybridNETBOX can be used with Spectrum's powerful software SBench 6 – a Professional license for the software is already installed in the box. SBench 6 supports all of the standard features of the instrument. It has a variety of display windows as well as analysis, export and documen-

tation functions.

- Available for Windows Windows 7, Windows 8, Windows 10 and Linux
- Easy to use interface with drag and drop, docking windows and context menus
- Display of analog and digital data, X-Y display, frequency domain and spread signals
- Designed to handle several GBytes of data
- Fast data preview functions

IVI Driver

The IVI standards define an open driver architecture, a set of instrument classes, and shared software components. Together these provide critical elements needed for instrument interchangeability. IVI's defined Application Programming Interfaces (APIs) standardize common measurement functions reducing the time needed to learn a new IVI instrument.

The Spectrum products to be accessed with the IVI driver can be locally installed data acquisition cards, remotely installed data acquisition cards or remote LXI instruments like digitizerNETBOX/generatorNETBOX. To maximize the compatibility with existing IVI based software installations, the Spectrum IVI driver supports IVI Scope, IVI Digitizer and IVI FGen class with IVI-C and IVI-COM interfaces.

Third-party Software Products

Most popular third-party software products, such as LabVIEW, MATLAB or LabWindows/CVI are supported. All drivers come with examples and detailed documentation.

Embedded Webserver



The integrated webserver follows the LXI standard and gathers information on the product, set up of the Ethernet configuration and current status. It also allows the setting of a configuration password, access to documentation and updating of the complete instrument firmware, including the embedded remote server and the webserver.

Hardware features and options

LXI Instrument



The digitizerNETBOX and generatorNETBOX are fully LXI instrument compatible to LXI Core 2011 following the LXI Device Specification

 $2011\ rev.\ 1.4.$ The digitizerNETBOX/generatorNETBOX has been tested and approved by the LXI Consortium.

Located on the front panel is the main on/off switch, LEDs showing the LXI and Acquisition status and the LAN reset switch.

Front Panel



Standard SMA connectors are used for all analog input signals and all trigger and clock signals. No special adapter cables are needed and the connection is secure even when used in a moving environment

Custom front panels are available on request even for small series, be it BNC, LEMO connectors or custom specific connectors.

Ethernet Connectivity




The GBit Ethernet connection can be used with standard COTS Ethernet cabling. The integration into a standard LAN allows to connect the digitizerNETBOX/generatorNET-BOX either directly to a desktop PC or Laptop or it is possible to place the instrument somewhere in the

company LAN and access it from any desktop over the LAN.

Boot on Power Option

The digitizerNETBOX/generatorNETBOX can be factory configured to automatically start and boot upon availability of the input power rail. That way the instrument will automatically become available again upon loss of input power.

Input Amplifier



The analog inputs can be adapted to real world signals using a wide variety of settings that are individual for each channel. By using software commands one can select a matching input

range and the signal offset can be compensated by programmable AC coupling or offset shifting.

Software selectable input path

For each of the analog channels the user has the choice between two analog input paths. The "Buffered" path offers the highest flexibility when it comes to input ranges and termination. A software programmable 50 Ohm and 1 MOhm termination also allows to connect standard oscilloscope probes to the card. The "50 Ohm" path on the other hand provides the highest bandwidth and the best signal integrity with a fewer number of input ranges and a fixed 50 Ohm termination.


Software selectable lowpass filter

Each analog channel contains a software selectable low-pass filter to limit the input bandwidth. Reducing the analog input bandwidth results in a lower total noise and can be useful especially with low voltage input signals.

Automatic on-board calibration

Every channel of each card is calibrated in the factory before the board is shipped. However, to compensate for environmental variations like PC power supply, temperature and aging the software driver includes routines for automatic offset and gain calibration. This calibration is performed on all input ranges of the "Buffered" path and uses a high precision onboard calibration reference.


Digital inputs



This option acquires additional synchronous digital channels phasestable with the analog data. As standard a maximum of 3 addition-

al digital inputs are available on the front plate of the card using the multi-purpose I/O lines. An additional option offers 8 more digital channels.

Ring buffer mode



The ring buffer mode is the standard mode of all oscilloscope instruments. Digitized data is continuously written into a ring memory until a

trigger event is detected. After the trigger, post-trigger samples are recorded and pre-trigger samples can also be stored. The number of pre-trigger samples available simply equals the total ring memory size minus the number of post trigger samples.

FIFO mode

The FIFO mode is designed for continuous data transfer between remote instrument and PC memory or hard disk. The control of the data stream is done automatically by the driver on interrupt request. The complete installed on-board memory is used for buffer data, making the continuous streaming extremely reliable.

Channel trigger


The data acquisition instruments offer a wide variety of trigger modes. Besides the standard signal checking for level and edge as known from oscilloscopes it's also possible to define a window trigger. All trigger modes can be combined with the pulsewidth trigger. This makes it possible to trigger on signal errors like too long or too short pulses. In addition to this a re-arming mode (for accurate trigger recognition on noisy signals) the AND/OR conjunction of dif-

ferent trigger events is possible. As a unique feature it is possible to use deactivated channels as trigger sources.

External trigger input

All boards can be triggered using up to two external analog or digital signals. One external trigger input has two analog comparators that can define an edge or window trigger, a hysteresis trigger or a rearm trigger. The other input has one comparator that can be used for standard edge and level triggers.


Multiple Recording



The Multiple Recording mode allows the recording of several trigger events with an extremely short re-arming time. The hardware doesn't need to be restarted in be-

tween. The on-board memory is divided in several segments of the same size. Each of them is filled with data if a trigger event occurs. Pre- and posttrigger of the segments can be programmed. The number of acquired segments is only limited by the used memory and is unlimited when using FIFO mode.


Gated Samplina



The Gated Sampling mode allows data recording controlled by an external gate signal. Data is only recorded if the gate signal has a programmed level. In addition a pre-area before start

of the gate signal as well as a post area after end of the gate signal can be acquired. The number of gate segments is only limited by the used memory and is unlimited when using FIFO mode.


Timestamp



The timestamp function writes the time positions of the trigger events in an extra memory. The timestamps are relative to the start of recording, a defined zero time, ex-

ternally synchronized to a radio clock, an IRIG-B a GPS receiver. Using the external synchronization gives a precise time relation for acquisitions of systems on different locations.


ABA mode



The ABA mode combines slow continuous data recording with fast acquisition on trigger events. The ABA mode works like a slow data logger combined with a fast digitizer. The exact

position of the trigger events is stored as timestamps in an extra memory.

Boxcar Average (high-resolution) mode



The Boxcar average or highresolution mode is a form of averaging. The ADC oversamples the signal and averages neighboring points together. This mode uses a real-time boxcar averaging algorthm that helps reducing random noise. It also can


yield a higher number of bits of resolution depening on the signal acquired. The averaging factor can be set in the region of 2 to 256.

Averaged samples are stored as 32 bit values and can be processed by any software. The trigger detection is still running with full sampling speed allowing a very precise relation between acquired signal and the trigger.

8 bit Sample reduction (low-resolution) mode

The cards and digitizerNETBOXes of the 44xx series allow to optionally reduce the resolution of the A/D samples from their native 14 bit or 16 bit down to 8bit resolution, such that each sample will only occupy one byte in memory instead of the standard two bytes required. This does not only enhance the size of the on-board memory from 2 GSamples to effectively 4 Gsamples, but also reduces the required bandwidth over the PCle bus and also to the storage devices, such as SSD or HDD.

Firmware Option Block Average




The Block Average Module improves the fidelity of noisy repetitive signals. Multiple repetitive acquisitions with very small dead-time are accumulated and averaged. Random noise is reduced by the averaging process improving

the visibility of the repetitive signal. The complete averaging process is done inside the FPGA of the digitizer generating no CPU load at all. The amount of data is greatly decreased as well as the needed transfer bandwidth is heavily reduced.

Please see separate data sheet for details on the firmware option.

Firmware Option Block Statistics (Peak Detect)



The Block Statistics and Peak Detect Module implements a widely used data analysis and reduction technology in hardware. Each block is scanned for minimum and maximum peak and a summary including minimum, maximum, aver-

age, timestamps and position information is stored in memory. The complete averaging process is done inside the FPGA of the digitizer generating no CPU load at all. The amount of data is greatly decreased as well as the needed transfer bandwidth is heavily reduced.

Please see separate data sheet for details on the firmware option.

Option Embedded Server



The option turns the digitizer-NETBOX/generatorNETBOX in a powerful PC that allows to run own programs on a small and remote data acquisition system. The digitizerNET-BOX/generatorNETBOX is en-

hanced by more memory, a powerful CPU, a freely accessable internal SSD and a remote software development access method.

The digitizerNETBOX/generatorNETBOX can either run connected to LAN or it can run totally independent, storing data to the internal SSD. The original digitizerNETBOX/generatorNETBOX remote instrument functionality is still 100 % available. Running the embedded server option it is possible to pre-calculate results based on the acquired data, store acquisitions locally and to transfer just the required data or results parts in a client-server based software structure. A different example for the

digitizerNETBOX/generatorNETBOX embedded server is surveil-lance/logger application which can run totally independent for


days and send notification emails only over LAN or offloads stored data as soon as it's connected again.

Access to the embedded server is done through a standard text based Linux shell based on the ssh secure shell.

External clock input and output

Using a dedicated connector a sampling clock can be fed in from an external system. Additionally it's also possible to output the internally used sampling clock on a separate connector to synchronize external equipment to this clock.


Reference clock



The option to use a precise external reference clock (normally 10 MHz) is necessary to synchronize the instrument for high-quality

measurements with external equipment (like a signal source). It's also possible to enhance the quality of the sampling clock in this way. The driver automatically generates the requested sampling clock from the fed in reference clock.

Firmware Option Digital Pulse Generator



The digital pulse generator option adds 4 internal independent digital pulse generators with programmable duty cycle, output frequency, delay and number of loops. These digital pulse generators can be triggered by software, hardware trigger or can trig-

ger each other allowing to form complex pulse schemes to drive external equipment or experiments. The digital pulse generators can be output on the existing multi-XIO lines (X0, X1, ...) or can be used to trigger other pulse generators internally. Time resolution of the pulse generator depends on the cards type and the selected sampling rate and can be found in the technical data section.

The pulse generator option is a firmware option and can be later installed on all shipped cards.

Export Versions

Special export versions of the products are available that do not fall under export control. Products fall under export control if their specification exceeds certain sampling rates at a given A/D resolution and if the product is shipped into a country where no general export authorization is in place.

The export versions of the products have a sampling rate limitation matching the export control list. An upgrade to the faster version is not possible. The sampling rate limitation is in place for both internal and external clock.

DN2 / DN6 Technical Data



Only figures that are given with a maximum reading or with a tolerance reading are guaranteed specifications. All other figures are typical characteristics that are given for information purposes only. Figures are valid for products stored for at least 2 hours inside the specified operating temperature range, after a 30 minute warm-up, after running an on-board calibration and with proper cooled products. All figures have been measured in lab environment with an environmental temperature between 20°C and 25°C and an altitude of less than 100 m.

Analog Inputs

16 bit (441, 442, 447, 822, 827) 14 bit (445, 448, 825, 828) 130 MS/s up to 250 MS/s 400 MS/s and 500 MS/s Resolution

Single-ended Input Type

ADC Differential non linearity (DNL) ADC only ±0.5 LSB (14 Bit ADC), ±0.4 LSB (16 Bit ADC) ±2.5 LSB (14 Bit ADC), ±10.0 LSB (16 Bit ADC) ADC Integral non linearity (INL) ADC only

ADC Word Error Rate (WER) max. sampling rate 10-12

1, 2, or 4 (maximum is model dependent) Channel selection software programmable

Bandwidth filter activate by software 20 MHz bandwidth with 3rd order Butterworth filtering

Input Path Types software programmable 50 Ω (HF) Path **Buffered (high impedance) Path** Analog Input impedance software programmable 50 Ω 1 M Ω || 25 pF or 50 Ω

 ± 500 mV, ± 1 V, ± 2.5 V, ± 5 V ± 200 mV, ± 500 mV, ± 1 V, ± 2 V, ± 5 V, ± 10 V Input Ranges software programmable

Programmable Input Offset Frontend HW-Version < V9 not available not available Programmable Input Offset Frontend HW-Version >= V9 -100%..0% on all ranges -100%..0% on all ranges except ±1 V and ±10 V

AC/DC AC/DC Input Coupling software programmable < 0.1% of range < 0.1% of range Offset error (full speed) after warm-up and calibration

Gain error (full speed) after warm-up and calibration < 1.0% of reading < 1.0% of reading Offset temperature drift after warm-up and calibration typical 5 ppm/°K Gain temperature drift after warm-up and calibration typical 45 ppm/°K

range $\leq \pm 1V$ 2 Vrms Over voltage protection $\pm 5 \text{ V (1 M}\Omega)$, 5 Vrms (50 Ω) Over voltage protection $range \geq \pm 2V$ 6 Vrms

 ± 30 V (1 M Ω), 5 Vrms (50 Ω) Max DC voltage if AC coupling active +30 V ±30 V

Relative input stage delay

Bandwidth filter disabled: 0 ns Bandwidth filter enabled: 14.7 ns Bandwidth filter disabled: 3.8 ns Bandwidth filter enabled: 18.5 ns Crosstalk 1 MHz sine signal range ±1V ≤96 dB ≤93 dB

<82 dB Crosstalk 20 MHz sine signal range ±1V <82 dB Crosstalk 1 MHz sine signal range ±5V <97 dB ≤85 dB Crosstalk 20 MHz sine signal ≤82 dB ≤82 dB range ±5V

Calibration Internal Self-calibration is done on software command and corrects against the onboard references. Self-

calibration should be issued after warm-up time

Calibration External External calibration calibrates the on-board references used in self-calibration. All calibration

constants are stored in nonvolatile memory. A yearly external calibration is recommended.

| | M4i.441x M4x.441x DN2.441-xx DN6.441-xx | M4i.442x M4x.442x DN2.442-xx DN6.442-xx DN2.822-xx | M4i.445x M4x.445x DN2.445-xx DN6.445-xx DN2.825-xx | M4i.447x M4x.447x DN2.447-xx DN6.447-xx DN2.827-xx | M4i.448x M4x.448x DN2.448-xx DN6.448-xx DN2.828-xx |
|--|--|--|--|--|--|
| lower bandwidth limit (DC coupling) | 0 Hz | 0 Hz | 0 Hz | 0 Hz | 0 Hz |
| lower bandwidth limit (AC coupled, 50 Ω) | < 30 kHz | < 30 kHz | < 30 kHz | < 30 kHz | < 30 kHz |
| lower bandwidth limit (AC coupled, 1 M Ω) | < 2 Hz | < 2 Hz | < 2 Hz | < 2 Hz | < 2 Hz |
| -3 dB bandwidth (HF path, AC coupled, 50 Ω) | 65 MHz | 125 MHz | 250 MHz | 125 MHz | 250 MHz |
| Flatness within ± 0.5 dB (HF path, AC coupled, 50 Ω) | 40 MHz | 80 MHz | 160 MHz | 80 MHz | 160 MHz |
| -3 dB bandwidth (Buffered path, DC coupled, 1 M Ω) | 50 MHz | 85 MHz | 85 MHz (V1.1) 125 MHz (V1.2) | 85 MHz | 125 MHz (V1.2) |
| -3 dB bandwidth (bandwidth filter enabled) | 20 MHz | 20 MHz | 20 MHz | 20 MHz | 20 MHz |

<u>Trigger</u>

Boxcar (high-resolution) average factor

Available trigger modes Channel Trigger, External, Software, Window, Re-Arm, Or/And, Delay, PXI (M4x only) software programmable

Channel trigger level resolution software programmable

Trigger engines 1 engine per channel with two individual levels, 2 external triggers

Rising edge, falling edge or both edges Trigger edge software programmable Trigger delay software programmable 0 to (8GSamples - 16) = 8589934576 Samples in steps of 16 samples

Multi, Gate, ABA: re-armina time 40 samples (+ programmed pretrigger)

software programmable

Pretrigger at Multi, ABA, Gate, FIFO, Boxcar software programmable 16 up to [8192 Samples in steps of 16) software programmable 16 up to 8G samples in steps of 16 (defining pretrigger in standard scope mode) Posttrigge 32 up to [installed memory / number of active channels] samples in steps of 16 Memory depth software programmable Multiple Recording/ABA segment size, Boxcar software programmable 32 up to [installed memory / 2 / active channels] samples in steps of 16

Trigger accuracy (all sources) 1 sample

Standard, Startreset, external reference clock on XO (e.g. PPS from GPS, IRIG-B) Timestamp modes software programmable Data format Std., Startreset: 64 bit counter, increments with sample clock (reset manually or on start)

2, 4, 8, 16, 32, 64, 128 or 256

RefClock: 24 bit upper counter (increment with RefClock)

40 bit lower counter (increments with sample clock, reset with RefClock)


Extra data none, acquisition of XO/X1/X2 inputs at trigger time, trigger source (for OR trigger) software programmable

128 bit = 16 bytes Size per stamp

| External trigger | | Ext0 | Ext1 |
|--|-----------------------|------------------------------|----------------------------------|
| External trigger impedance | software programmable | 50 Ω /1 kΩ | 1 kΩ |
| External trigger coupling | software programmable | AC or DC | fixed DC |
| External trigger type | | Window comparator | Single level comparator |
| External input level | | ±10 V (1 kΩ), ±2.5 V (50 Ω), | ±10 V |
| External trigger sensitivity (minimum required signal swing) | | 2.5% of full scale range | 2.5% of full scale range = 0.5 V |
| External trigger level | software programmable | ±10 V in steps of 10 mV | ±10 V in steps of 10 mV |
| External trigger maximum voltage | | ±30V | ±30 V |
| External trigger bandwidth DC | 50 Ω | DC to 200 MHz | n.a. |
| | 1 kΩ | DC to 150 MHz | DC to 200 MHz |
| External trigger bandwidth AC | 50 Ω | 20 kHz to 200 MHz | n.a. |
| Minimum external trigger pulse width | | ≥ 2 samples | ≥ 2 samples |


Frequency Response M4i.445x, M4x.445x, DN2.445-xx, DN6.445-xx and DN2.825-xx

Sampling Rate 500 MS/s HF Path 50 Ω , AC coupling, no filter Buffered Path 1 M Ω , AC Coupling, no filter




Frequency Response M4i.442x, M4x.442x, DN2.442-xx, DN6.442-xx and DN2.822-xx

Sampling Rate 250 MS/s HF Path 50 Ω , AC coupling, no filter Buffered Path 1 M Ω , AC Coupling, no filter



Frequency Response M4i.441x, M4x.441x, DN2.441-xx and DN6.441-xx

Sampling Rate 130 MS/s HF Path 50 Ω , AC coupling, no filter Buffered Path 1 M Ω , AC Coupling, no filter



Clock

| Clock Modes | software programmable | internal PLL, external reference clock, Star-Hub sync (digitizerNETBOX and M4i only), PXI Reference Clock (M4x only) |
|---|-------------------------|--|
| Internal clock accuracy | | ≤ ±20 ppm |
| Internal clock setup granularity | standard clock mode | divider: maximum sampling rate divided by: 1, 2, 4, 8, 16, up to 131072 (full gain accuracy) |
| Internal clock setup granularity | special clock mode only | 1 Hz (reduced gain accuracy when using special clock mode), only available for single cards (no star-hub), for digitizerNETBOX only available for models with one internal digitizer. |
| Clock setup range gaps | special clock mode only | un-setable clock speeds: 17.5 MHz to 17.9 MHz, 35.1 MHz to 35.8 MHz, 70 MHz to 72 MHz, 140 MHz to 144 MHz, 281 MHz to 287 MHz |
| External reference clock range | software programmable | ≥ 10 MHz and ≤ 1 GHz |
| External reference clock input impedance | | 50 Ω fixed |
| External reference clock input coupling | | AC coupling |
| External reference clock input edge | | Rising edge |
| External reference clock input type | | Single-ended, sine wave or square wave |
| External reference clock input swing | square wave | 0.3 V peak-peak up to 3.0 V peak-peak |
| External reference clock input swing | sine wave | 1.0 V peak-peak up to 3.0 V peak-peak |
| External reference clock input max DC voltage | | ±30 V (with max 3.0 V difference between low and high level) |
| External reference clock input duty cycle requirement | | 45% to 55% |
| Internal ADC clock output type | | Single-ended, 3.3V LVPECL |
| Internal ADC clock output frequency | standard clock mode | Fixed to maximum sampling rate/2 (250 MS/s, 200 MS/s, 125 MS/s,) |
| Internal ADC clock output frequency | special clock mode | 445x, 825 models (500 MS/s): ADC clock/2 in the range between 40 MS/s and 250 MS/s 448x, 828 models (400 MS/s): ADC clock/2 in the range between 40 MS/s and 200 MS/s 442x, 822 models (250 MS/s): ADC clock/2 in the range between 20 MS/s and 120 MS/s 447x, 827 models (180 MS/s): ADC clock/2 in the range between 20 MS/s and 90 MS/s 41x models (130 MS/s): ADC clock/2 in the range between 20 MS/s and 65 MS/s |
| Star-Hub synchronization clock modes | software selectable | Standard clock mode with internal reference (maxmimum clock + divider), Standard clock mode with external reference (maxmimum clock + divider) special clock mode not allowed, except: 445 series (500 MS/s) can also run with 400 MS/s and divided clock for synchronization 442 series (250 MS/s) can also run with 180 MS/s and divided clock for synchronization |
| ABA mode clock divider for slow clock | software programmable | 16 up to (128k - 16) in steps of 16 |
| Channel to channel skew on one card | | < 60 ps (typical) |
| Skew between star-hub synchronized cards | | < 130 ps (typical, preliminary) |
| | | |

| | M4i.441x M4x.441x DN2.441-xx DN6.441-xx | M4i.442x M4x.442x DN2.442-xx DN6.442-xx DN2.822-xx | M4i.445x M4x.445x DN2.445-xx DN6.445-xx DN2.825-xx | M4i.447x M4x.447x DN2.447-xx DN6.447-xx DN2.827-xx | M4i.448x M4x.448x DN2.448-xx DN6.448-xx DN2.828-xx |
|---|--|--|--|--|--|
| ADC Resolution | 16 bit | 16 bit | 14 bit | 16 bit | 14 bit |
| max sampling clock | 130 MS/s | 250 MS/s | 500 MS/s | 180 MS/s | 400 MS/s |
| min sampling clock (standard clock mode) | 3.814 kS/s | 3.814 kS/s | 3.814 kS/s | 3.814 kS/s | 3.814 kS/s |
| min sampling clock (signature clock mode) | 0.0111070 | | 0.011.070 | | |

Block Average Signal Processing Option M4i.44xx/M4x.44xx/DN2.44x/DN6.44x/DN2.82x Series

Firmware ≥ V1.14 (since August 2015) Firmware < V1.14 Minimum Waveform Length 32 samples 32 samples Minimum Waveform Stepsize 16 samples 16 samples Maximum Waveform Length 128 kSamples 1 channel active 32 kSamples Maximum Waveform Length 2 channels active 64 kSamples 16 kSamples Maximum Waveform Length 4 or more channels active 32 kSamples 8 kSamples Minimum Number of Averages 65536 (64k) 65536 (64k) Maximum Number of Averages

Data Output Format fixed 32 bit signed integer 32 bit signed integer

Re-Arming Time between waveforms 40 samples (+ programmed pretrigger) 40 samples (+ programmed pretrigger) Depending on programmed segment length, Re-Arming Time between end of average to start of 40 samples (+ programmed pretrigger)

Block Statistics Signal Processing Option M4i.44xx/M4x.44xx/DN2.44x/DN6.44x/DN2.82x Series

Minimum Waveform Length 32 samples Minimum Waveform Stepsize 16 samples

Maximum Waveform Length Standard Acquisition 2 GSamples / channels FIFO Acquisition 2 GSamples Maximum Waveform Length

Data Output Format fixed 32 bytes statistics summary

Statistics Information Set per Waveform Average, Minimum, Maximum, Position Minimum, Position Maximum, Trigger Timestamp

Re-Arming Time between Segments 40 samples (+ programmed pretrigger)

Multi Purpose I/O lines (front-plate)

three, named X0, X1, X2 Number of multi purpose lines

Input: available signal types Asynchronous Digital-In, Synchronous Digital-In, Timestamp Reference Clock software programmable

Input: impedance $10 \text{ k}\Omega$ to 3.3 VInput: maximum voltage level -0.5 V to +4.0 V

Input: signal levels 3.3 V LVTTL (Low \leq 0.8 V, High \geq 2.0 V)

125 MHz Input: bandwith

Output: available signal types software programmable Asynchronous Digital-Out, Trigger Output, Run, Arm, PLL Refclock, System Clock

Output: impedance Output: signal levels 3 3 V IVTTI

Output: type 3.3V LVTTL, TTL compatible for high impedance loads

Output: drive strength Capable of driving 50 Ω loads, maximum drive strength ±48 mA

Output: update rate 14bit or 16 bit ADC resolution sampling clock

Output: update rate 7 bit or 8 bit ADC resolution

Current sampling clock ≤ 1.25 GS/s : sampling clock Current sampling clock > 1.25 GS/s $\,$ and ≤ 2.50 GS/s : $\frac{1}{2}$ sampling clock Current sampling clock > 2.50 GS/s $\,$ and ≤ 5.00 GS/s : $\frac{1}{2}$ sampling clock

Option M4i.xxxx-PulseGen

Number of internal pulse generators

Number of pulse generator output lines 3 (Existing multi-purpose outputs X0 to X2)

Pulse generator's sampling rate is derived from instrument's sampling rate and value can be read out. Maximum possible pulse generator update rate is 22xx: 156.25 MS/s (6.4 ns) 23xx: 156.25 MS/s (6.4 ns) 44xx: 125.00 MS/s (8.0 ns) Time resolution of pulse generator

66xx: 156.25 MS/s (6.4 ns)

Programmable output modes Single-shot, multiple repetitions on trigger, gated

Programmable trigger sources Software, Card Trigger, Other Pulse Generator, XIO lines. Programmable trigger gate None, ARM state, RUN state

Programmable length (frequency) 2 to 4G samples in steps of 1 (32 bit) Programmable width (duty cycle) 1 to 4G samples in steps of 1 (32 bit) Programmable delay 0 to 4G samples in steps of 1 (32 bit) Programmable loops 0 to 4G samples in steps of 1 (32 bit) - 0 = infinite

Output level of digital pulse generators Please see section of multi-purpose I/O lines

Connectors

Analog Channels SMA female (one for each single-ended input) Cable-Type: Cab-3mA-xx-xx Clock Input SMA female Cable-Type: Cab-3mA-xx-xx Clock Output SMA female Cable-Type: Cab-3mA-xx-xx SMA female Cable-Type: Cab-3mA-xx-xx Trg0 Input Trg1 Input SMA female Cable-Type: Cab-3mAxx-xx XO/Trigger Output/Timestamp Reference Clock programmable direction SMA female Cable-Type: Cab-3mA-xx-xx programmable direction SMA female Cable-Type: Cab-3mA-xx-xx programmable direction SMA female Cable-Type: Cab-3mA-xx-xx

Connection Cycles

All connectors have an expected lifetime as specified below. Please avoid to exceed the specified connection cycles or use connector savers

500 connection cycles 500 connection cycles Power connecctor LAN connector 500 connection cycles

Option digitizerNETBOX/generatorNETBOX embedded server (DN2.xxx-Emb, DN6.xxx-Emb)

Intel Quad Core 2 GHz 4 GBvte RAM System memory

Internal 128 GByte SSD System data storage Development access Remote Linux command shell (ssh), no graphical interface (GUI) available

Accessible Hardware Full access to Spectrum instruments, LAN, front panel LEDs, RAM, SSD

OpenSuse 12.2 with kernel 4.4.7. Integrated operating system

. DN2.20, DN2.46, DN2.47, DN2.49, DN2.59, DN2.60, DN2.65 Internal PCIe connection

DN6.46, DN6.49, DN6.59, DN6.65, DN2.80, DN2.81

DN2.22, DN2.44, DN2.66 PCle x1, Gen2

PCle x1. Gen1

DN6.22, DN6.44, DN6.66, DN2.82

Ethernet specific details

LAN Connection Standard RI45

LAN Speed Auto Sensing: GBit Ethernet, 100BASE-T, 10BASE-T

LAN IP address DHCP (IPv4) with AutoIP fall-back (169.254.x.y), fixed IP (IPv4) programmable Sustained Streaming speed

DN2.20, DN2.46, DN2.47, DN2.49, DN2.60 up to 70 MByte/s

DN6.46, DN6.49

DN2.59, DN2.65, DN2.22, DN2.44, DN2.66 up to 100 MByte/s

DN6.59, DN6.65, DN6.22, DN6.44, DN6.66 Webserver: 80

Used TCP/UDP Ports mDNS Daemon: 5353 UPNP Doemon: 1900

VISA Discovery Protocol: 111, 9757 Spectrum Remote Server: 1026, 5025

AC Power connection details (default configuration)

Input voltage: 100 to 240 VAC, 50 to 60 Hz Mains AC power supply AC power supply connector IEC 60320-1-C14 (PC standard coupler) Power supply cord power cord included for Schuko contact (CEE 7/7)

DC 24 V Power supply details (option DN2.xxxx-DC24)

18 V to 36 V Power supply connector screw terminal Power supply cord no cord included

Serial connection details (DN2.xxx with hardware ≥ V11)

Serial connection (RS232) For diagnostic purposes only. Do not use, unless being instructed by a Spectrum support agent.

Certification, Compliance, Warranty

Conformity Declaration EN 17050-1:2010 General Requirements

2014/30/EU EU Directives

EMC - Electromagnetic Compatibility IVD - Electrical equipment designed for use within certain voltage limits 2014/35/EU 2011/65/EU

RoHS - Restriction of the use of certain hazardous substances in electrical and electronic equipment REACH - Registration, Evaluation, Authorisation and Restriction of Chemicals WEEE - Waste from Electrical and Electronic Equipment

2006/1907/EC 2012/19/EU

Safety regulations for electrical measuring, control, regulating and laboratory devices - Part 1: General requirement Electrical and electronic measuring equipment - Documentation Electrical equipment for measurement, control and laboratory use EMC requirements - Part 1: General requirements Compliance Standards EN 61010-1: 2010

EN 61187:1994 EN 61326-1:2021

EN 61326-2-1:2021

EMC requirements - Part 2-1: Particular requirements - Test configurations, operational conditions and performance criteria for sensitive test and measurement equipment for EMC unprotected applications

EN IEC 63000:2018

Technical documentation for the assessment of electrical and electronic products with respect to the restriction of haz-

ardous substances 5 years starting with the day of delivery Product warranty

Software and firmware updates Life-time, free of charge

RMS Noise Level (Zero Noise), typical figures

| | | M4i.445x, M4x.445x, DN2.445-xx, DN6.445-xx and DN2.825-xx, 14 Bit 500 MS/s M4i.448x, M4x.448x, DN2.448-xx, DN6.448-xx and DN2.828-xx, 14 Bit 400 MS/s | | | | | | | | | | | | |
|--------------------------------|----------|--|----------|---------|----------|---------|----------|---------|----------|---------|----------|----------|----------|----------|
| Input Range | ±20 | 0 mV | ±50 | 0 mV | ± | :1 | ±2 | 2 V | ±2. | .5 V | ±Ś | 5 V | ±1 | 0 V |
| Voltage resolution | 24. | 4 μV | 61. | 0 μV | 122 | .1 μV | 244 | .1 μV | 305 | .2 μV | 610 | .4 μV | 1.2 | 2 mV |
| HF path, DC, fixed 50 Ω | | | <1.9 LSB | <116 μV | <1.9 LSB | <232 μV | | | <1.9 LSB | <580 μV | <1.9 LSB | <1.16 mV | | |
| Buffered path, full bandwidth | <3.8 LSB | <93 μV | <2.7 LSB | <165 μV | <2.1 LSB | <256 μV | <3.8 LSB | <928 μV | | | <2.7 LSB | <1.65 mV | <2.0 LSB | <2.44 mV |
| Buffered path, BW limit active | <2.2 LSB | <54 μV | <2.0 LSB | <122 μV | <2.0 LSB | <244 μV | <3.2 LSB | <781 μV | | | <2.3 LSB | <1.40 mV | <2.0 LSB | <2.44 mV |

| | M4i.442x, M4x.442x, DN2.442-xx, DN6.442-xx and DN2.822-xx, 16 Bit 250 M5/s M4i.447x, M4x.447x, DN2.447-xx, DN6.447-xx and DN2.827-xx, 16 Bit 180 MS/s | | | | | | | | | | | | | |
|--------------------------------|--|--------|----------|---------|----------|---------|----------|---------|----------|---------|----------|----------|----------|----------|
| Input Range | ±20 | 00 mV | ±50 | 0 mV | 3 | ±1 | ± | 2 V | ±2. | .5 V | ±5 | 5 V | ±1 | 0 V |
| Voltage resolution | 6. | 1 μV | 15. | 3 μV | 30. | 5 μV | 61. | .0 μV | 76. | 3 μV | 152 | .6 μV | 305 | .2 μV |
| HF path, DC, fixed 50 Ω | | | <6.9 LSB | <53 μV | <6.9 LSB | <211 μV | | | <6.9 LSB | <526 μV | <6.9 LSB | <1.05 mV | | |
| Buffered path, full bandwidth | <11 LSB | <67 μV | <7.8 LSB | <119 μV | <7.1 LSB | <217 μV | <12 LSB | <732 μV | | | <8.1 LSB | <1.24 mV | <7.1 LSB | <2.17 mV |
| Buffered path, BW limit active | <7.9 LSB | <48 μV | <7.0 LSB | <107 μV | <6.9 LSB | <211 μV | <9.8 LSB | <598 μV | | | <7.2 LSB | <1.10 mV | <7.1 LSB | <2.17 mV |

| | | | | M4i.441 | x, M4x.4 | x, M4x.441x, DN2.441-xx and DN6.441-xx, 16 Bit 130 MS/s | | | | | | | | | | |
|--------------------------------|----------|--------|----------|---------|----------|---|----------|---------|----------|---------|----------|----------|----------|----------|--|--|
| Input Range | ±20 | 0 mV | ±50 | 0 mV | ± | :1 | ± | 2 V | ±2. | .5 V | ±5 | 5 V | ±1 | 0 V | | |
| Voltage resolution (1) | 6. | IμV | 15. | 3 μV | 30. | 5 μV | 61. | 0 μV | 76. | 3 μV | 152 | .6 μV | 305 | .2 μV | | |
| HF path, DC, fixed 50 Ω | | | <5.9 LSB | <90 μV | <5.9 LSB | <180 μV | | | <5.9 LSB | <450 μV | <5.9 LSB | <900 μV | | | | |
| Buffered path, full bandwidth | <8.5 LSB | <52 μV | <6.5 LSB | <99 μV | <5.9 LSB | <180 μV | <11 LSB | <671 μV | | | <7.0 LSB | <1.07 mV | <6.1 LSB | <1.86 mV | | |
| Buffered path, BW limit active | <7.0 LSB | <43 μV | <6.1 LSB | <93 μV | <5.9 LSB | <180 μV | <9.6 LSB | <586 μV | | | <6.7 LSB | <1.02 mV | <6.1 LSB | <1.86 mV | | |

Dynamic Parameters

| | | | | | | | 6.445-xx and DN2.825-xx, 14 Bit 500 MS/s 6.448-xx and DN2.828-xx, 14 Bit 400 MS/s | | | | | | | | |
|------------------------------|-----------|-----------|-------------|--------------|-----------|-----------|--|-------------|-----------|-----------|---------------|-----------|--|--|--|
| Input Path | | HF pat | h, AC coupl | ed, fixed 50 | Ohm Ohm | | Buffer | ed path, BV | / limit | Buffe | red path, ful | I BW | | | |
| Test signal frequency | | 10 A | ΛHz | | 40 MHz | 70 MHz | | 10 MHz | | 10 MHz | 40 MHz | 70 MHz | | | |
| Input Range | ±500mV | ±1V | ±2.5V | ±5V | ±1V | ±1V | ±200mV | ±500mV | ±1V | ±500mV | ±500mV | ±500mV | | | |
| THD (typ) (dB | <-75.9 dB | <-75.8 dB | <-75.2 dB | <-74.8 dB | <-72.5 dB | <-67.4 dB | <-71.4 dB | <-72.1 dB | <-68.6 dB | <-65.0 dB | <-58.6 dB | <-54.4 dB | | | |
| SNR (typ) (dB) | >67.8 dB | >67.9 dB | >68.0 dB | >68.0 dB | >69.5 dB | >67.5 dB | >67.5 dB | >68.0 dB | >68.1 dB | >67.3 dB | >65.8 dB | >65.6 dB | | | |
| SFDR (typ), excl. harm. (dB) | >88.1 dB | >88.6 dB | >85.2 dB | >85.3 dB | >88.0 dB | >87.8 dB | >87.3 dB | >88.4 dB | >87.5 dB | >89.0 dB | >88.9 dB | >88.8 dB | | | |
| SFDR (typ), incl. harm. (dB) | >80.1 dB | >80.0 dB | >77.4 dB | >77.3 dB | >74.0 dB | >69.9 dB | >78.1 dB | >73.5 dB | >69.8 dB | >67.5 dB | >60.8 dB | >56.0 dB | | | |
| SINAD/THD+N (typ) (dB) | >67.2 dB | >67.2 dB | >67.2 dB | >67.2 dB | >67.7 dB | >64.4 dB | >66.5 dB | >66.6 dB | >65.3 dB | >63.9 dB | >57.9 dB | >54.0 dB | | | |
| ENOB based on SINAD (bit) | >10.9 bit | >10.9 bit | >10.9 bit | >10.9 bit | >10.9 bit | >10.4 bit | >10.7 bit | >10.8 bit | >10.6 bit | >10.3 bit | >9.3 bit | >8.7 bit | | | |
| ENOB based on SNR (bit) | >11.0 bit | >11.0 bit | >11.0 bit | >11.0 bit | >11.0 bit | >10.9 bit | >10.9 bit | >11.0 bit | >11.0 bit | >10.9 bit | >10.6 bit | >10.6 bit | | | |

| | | M4i.442x, M4x.442x, DN2.442-xx, DN6.442-xx and DN2.822-xx, 16 Bit 250 MS/s M4i.447x, M4x.447x, DN2.447-xx, DN6.447-xx and DN2.827-xx, 16 Bit 180 MS/s | | | | | | | | | | | | |
|------------------------------|-----------|--|--------------|--------------|-----------|-----------|-----------|-------------|-----------|------------------------|-----------|-----------|--|--|
| Input Path | | HF pat | h, AC couple | ed, fixed 50 | Ohm | | Buffer | ed path, BW | / limit | Buffered path, full BW | | | | |
| Test signal frequency | 1 MHz | | 10 N | ۸Hz | | 40 MHz | | 10 MHz | | 1 MHz | 10 MHz | 40 MHz | | |
| Input Range | ±1V | ±500mV | ±1V | ±2.5V | ±5V | ±1V | ±200mV | ±500mV | ±1V | ±500mV | ±500mV | ±500mV | | |
| THD (typ) (dB | <-73.1 dB | <-74.0 dB | <-74.1 dB | <-74.1 dB | <-74.1 dB | <-62.9 dB | <-73.2 dB | <-71.5 dB | <-69.0 dB | <-72.2 dB | <-67.5 dB | <49.8 dB | | |
| SNR (typ) (dB) | >71.9 dB | >71.5 dB | >71.5 dB | >71.6 dB | >71.6 dB | >71.8 dB | >69.8 dB | >71.0 dB | >71.2 dB | >71.7 dB | >71.0 dB | >69.0 dB | | |
| SFDR (typ), excl. harm. (dB) | >92.1 dB | >90.4 dB | >90.8 dB | >90.1 dB | >89.7 dB | >90.2 dB | >92.1 dB | >92.0 dB | >92.1 dB | >90.0 dB | >91.4 dB | >92.5 dB | | |
| SFDR (typ), incl. harm. (dB) | >74.4 dB | >75.4 dB | >75.5 dB | >75.5 dB | >75.5 dB | >64.5 dB | >75.0 dB | >73.1 dB | >69.8 dB | >74.7 dB | >67.8 dB | >50.0 dB | | |
| SINAD/THD+N (typ) (dB) | >69.8 dB | >69.6 dB | >69.6 dB | >69.6 dB | >69.6 dB | >62.2 dB | >68.5 dB | >68.2 dB | >67.0 dB | >68.8 dB | >66.4 dB | >48.9 dB | | |
| ENOB based on SINAD (bit) | >11.3 bit | >11.2 bit | >11.2 bit | >11.3 bit | >11.3 bit | >10.0 bit | >11.1 bit | >11.0 bit | >10.8 bit | >11.1 dB | >10.7 bit | >7.8 bit | | |
| ENOB based on SNR (bit) | >11.7 bit | >11.6 bit | >11.6 bit | >11.6 bit | >11.6 bit | >11.6 dB | >11.3 bit | >11.5 bit | >11.5 bit | >11.6 dB | >11.5 bit | >11.2 bit | | |


| | 1 | | M4i.4 | 41x, M4x | .441x, DN | 2.441-xx | 1-xx and DN6.441-xx, 16 Bit 130 MS/s | | | | | | | |
|------------------------------|-----------|-----------|-------------|--------------|-----------|------------------|--------------------------------------|-------------|-----------|------------------------|-----------|--|--|--|
| Input Path | | HF pat | h, AC coupl | ed, fixed 50 | Ohm | | Buffer | ed path, BV | / limit | Buffered path, full BW | | | | |
| Test signal frequency | 1 MHz | | 10 Λ | ΛHz | | | | 10 MHz | | 1 MHz | 10 MHz | | | |
| Input Range | ±1V | ±500mV | ±1V | ±2.5V | ±5V | | ±200mV | ±500mV | ±1V | ±500mV | ±500mV | | | |
| THD (typ) (dB | <-72.6 dB | <-77.8 dB | <-77.5 dB | <-77.3 dB | <-77.1 dB | | <-74.5 dB | <-73.9 dB | <-70.1 dB | <-73.5 dB | <73.4 dB | | | |
| SNR (typ) (dB) | >72.2 dB | >71.8 dB | >71.9 dB | >72.0 dB | >72.0 dB | | >69.8 dB | >71.2 dB | >71.3 dB | >71.1 dB | >71.0 dB | | | |
| SFDR (typ), excl. harm. (dB) | >92.4 dB | >97.0 dB | >96.0 dB | >95.2 dB | >94.8 dB | | >89.0 dB | >94.0 dB | >94.5 dB | >88.8 dB | >93.5 dB | | | |
| SFDR (typ), incl. harm. (dB) | >73.7 dB | >78.6 dB | >78.2 dB | >75.2 dB | >75.1 dB | | >77.6 dB | >77.8 dB | >71.5 dB | >74.7 dB | >73.1 dB | | | |
| SINAD/THD+N (typ) (dB) | >69.4 dB | >70.8 dB | >70.8 dB | >70.9 dB | >70.8 dB | | >69.0 dB | >69.7 dB | >68.2 dB | >69.2 dB | >69.2 dB | | | |
| ENOB based on SINAD (bit) | >11.2 bit | >11.5 bit | >11.5 bit | >11.5 bit | >11.5 bit | , and the second | >11.2 bit | >11.3 bit | >11.0 bit | >11.2 bit | >11.2 bit | | | |
| ENOB based on SNR (bit) | >11.7 bit | >11.6 bit | >11.6 bit | >11.6 bit | >11.6 bit | , | >11.3 bit | >11.5 bit | >11.5 bit | >11.6 bit | >11.6 bit | | | |

Dynamic parameters are measured at $\pm 1~V$ input range (if no other range is stated) and 50Ω termination with the samplerate specified in the table. Measured parameters are averaged 20 times to get typical values. Test signal is a pure sine wave generated by a signal generator and a matching bandpass filter. Amplitude is >99% of FSR. SNR and RMS noise parameters may differ depending on the quality of the used PC. SNR = Signal to Noise Ratio, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range, SINAD = Signal Noise and Distortion, ENOB = Effective Number of Bits.


Noise Floor Plots (open inputs)

M4i.445x, M4x.445x, DN2.445-xx, DN6.445-xx, DN2.825-xx Sampling Rate 500 MS/s M4i.442x, M4x.442x, DN2.442-xx , DN6.442-xx, DN2.822-xx Sampling Rate 250 MS/s M4i.441x, M4x.441x, DN2.441-xx, DN6.441-xx Sampling Rate 130 MS/s

Buffered Path 1 M Ω , AC ±1 V range



 $\begin{array}{l} \text{HF Path} \\ \text{50 } \Omega \text{, AC} \\ \text{\pm500 mV} \end{array}$



DN6 specific Technical Data

Environmental and Physical Details DN6.xxx

Dimension of Chassis without connectors or bumpers $L \times W \times H$ Dimension of Chassis with 19" rack mount option $L \times W \times H$

Weight (3 internal acquisition/generation modules)
Weight (4 internal acquisition/generation modules)
Weight (5 internal acquisition/generation modules)

Weight (6 internal acquisition/generation modules)
Warm up time

Operating temperature
Storage temperature
Humidity

Dimension of packing (single DN6)

Volume weight of Packing (single DN6)

464 mm x 431 mm x 131 mm

 $464~\text{mm} \times TBD~\text{mm} \times 131~\text{mm}$ (3U height) 12.1~kg, with rack mount kit: 12.7~kg 12.5~kg, with rack mount kit: 13.2~kg 12.9~kg, with rack mount kit: 13.6~kg 13.4~kg, with rack mount kit: 14.0~kg

10 minutes 0°C to 40°C -10°C to 70°C 10% to 90%

580 mm x 580 mm x 280 mm

19.0 kg

Power Consumption


| | 230 VAC |
|---------------------|---------|
| 12 channel versions | TBD TBD |
| 16 channel versions | TBD TBD |
| 20 channel versions | TBD TBD |
| 24 channel versions | TBD TBD |

LxWxH

MTBF


MTBF 100000 hours

Block diagram of digitizerNETBOX DN6



• The number of maximum channels and internal digitizer modules and existance of a synchronization Star-Hub is model dependent.

Block diagram of digitzerNETBOX module DN6.44x



Order Information

The digitizerNETBOX is equipped with a large internal memory for data storage and supports standard acquisition (Scope), FIFO acquisition (streaming), Multiple Recording, Gated Sampling, ABA mode and Timestamps. Operating system drivers for Windows/Linux 32 bit and 64 bit, drivers and examples for C/C++, IVI (Scope and Digitizer class), LabVIEW (Windows), MATLAB (Windows and Linux), .NET, Delphi, Java, Python, Julia and a Professional license of the oscilloscope software SBench 6 are included.

The system is delivered with a connection cable meeting your countries power connection. Additional power connections with other standards are available as option.

digitizerNETBOX DN6 - Ethernet/LXI Interface

| Order no. | A/D Resolution | Single-Ended Channels | Differential Channels | Sampling Speed | Installed Memory | Available Memory Options |
|---------------------------|-------------------|--------------------------|--------------------------|----------------|---------------------|--------------------------------|
| DN6.442-12 | 16 Bit | 12 channels | - | 250 MS/s | 512 MS/channel | |
| DN6.442-16 | 16 Bit | 16 channels | | 250 MS/s | 512 MS/channel | |
| DN6.442-20 | 16 Bit | 20 channels | - | 250 MS/s | 512 MS/channel | |
| DN6.442-24 | 16 Bit | 24 channels | - | 250 MS/s | 512 MS/channel | |
| DN6.445-12 | 14 Bit | 12 channels | - | 500 MS/s | 512 MS/channel | |
| DN6.445-16 | 14 Bit | 16 channels | | 500 MS/s | 512 MS/channel | |
| DN6.445-20 | 14 Bit | 20 channels | - | 500 MS/s | 512 MS/channel | |
| DN6.445-24 | 14 Bit | 24 channels | | 500 MS/s | 512 MS/channel | |
| DN6.447-12 ⁽¹⁾ | 16 Bit | 12 channels | - | 180 MS/s | 512 MS/channel | |
| DN6.447-16 ⁽¹⁾ | 16 Bit | 16 channels | - | 180 MS/s | 512 MS/channel | |
| DN6.447-20 ⁽¹⁾ | 16 Bit | 20 channels | - | 180 MS/s | 512 MS/channel | |
| DN6.447-24 ⁽¹⁾ | 16 Bit | 24 channels | - | 180 MS/s | 512 MS/channel | |
| DN6.448-12 ⁽¹⁾ | 14 Bit | 12 channels | - | 400 MS/s | 512 MS/channel | |
| DN6.448-16 ⁽¹⁾ | 14 Bit | 16 channels | - | 400 MS/s | 512 MS/channel | |
| DN6.448-20 ⁽¹⁾ | 14 Bit | 20 channels | - | 400 MS/s | 512 MS/channel | |
| DN6.448-24 ⁽¹⁾ | 14 Bit | 24 channels | - | 400 MS/s | 512 MS/channel | |

⁽¹⁾ Export Version

Options

| Order no. | Option | | | | |
|---------------|---|--|--|--|--|
| DN6.xxx-Rack | 19" rack mounting set for self mounting | | | | |
| DN6.xxx-Emb | Extension to Embedded Server: CPU, more memory, SSD. Access via remote Linuxs secure shell (ssh) | | | | |
| DN6.xxx-BTPWR | Boot on Power On: the digitizerNETBOX/generatorNETBOX/hybridNETBOX automatically boots if power is switched on. | | | | |

Firmware Options

| Order no. | Option | | | |
|-------------------|--|--|--|--|
| DN2.xxx-spavg | Signal Processing Firmware Option: Block Average (later installation by firmware - upgrade available) | | | |
| DN2.xxx-spstat | Signal Processing Firmware Option: Block Statistics/Peak Detect (later installation by firmware - upgrade available) | | | |
| M4i.xxxx-PulseGen | Firmware Option: adds 4 freely programmable digital pulse generators that use the XIO lines for output (later installation by firmware - | | | |
| | upgrade available) | | | |

Calibration

| Order no. | Option |
|---------------|--|
| DN6.xxx-Recal | Recalibration of complete digitizerNETBOX/generatorNETBOX DN6 including calibration protocol |

Standard SMA Cables

The standard adapter cables are based on RG174 cables and have a nominal attenuation of 0.3 dB/m at 100 MHz and 0.5 dB/m at 250 MHz. For high speed signals we recommend the low loss cables series CHF.

| | for Connections | Connection | Length | to BNC male | to BNC female | to SMB female | to MMCX male | to SMA male | |
|---|-----------------|------------|--------|----------------|----------------|----------------|------------------|-----------------|--|
| i | All | SMA male | 80 cm | Cab-3mA-9m-80 | Cab-3mA-9f-80 | Cab-3f-3mA-80 | Cab-1 m-3 mA-80 | Cab-3mA-3mA-80 | |
| | All | SMA male | 200 cm | Cab-3mA-9m-200 | Cab-3mA-9f-200 | Cab-3f-3mA-200 | Cab-1 m-3 mA-200 | Cab-3mA-3mA-200 | |
| | Probes (short) | SMA male | 5 cm | | Cab-3mA-9f-5 | | | | |

Low Loss SMA Cables

The low loss adapter cables are based on MF141 cables and have an attenuation of 0.3 dB/m at 500 MHz and 0.5 dB/m at 1.5 GHz. They are recommended for signal frequencies of 200 MHz and above.

| Order no. | Option |
|-----------------|---|
| CHF-3mA-3mA-200 | Low loss cables SMA male to SMA male 200 cm |
| CHF-3mA-9m-200 | Low loss cables SMA male to BNC male 200 cm |

Technical changes and printing errors possible

SBench, digitizerNETBOX, generatorNETBOX and hybridNETBOX are registered trademarks of Spectrum Instrumentation GmbH. Microsoft, Visual C++, Windows, Windows, Windows NT, Win

trademark of Julia Computing, Inc. PCIe, PCI Express and PCI-X and PCI-SIG are trademarks of PCI-SIG. IXI is a registered trademark of the LXI Consortium. PICMG and CompactPCI are trademarks of the PCI Industrial Computation Manufacturers Group. Intel and Intel Core i3, Core i5, Core i7, Core i9 and Xeon are trademarks and/or registered trademarks of Intel Corporation. AMD, Opteron, Sempron, Phenom, FX, Ryzen and EPYC are trademarks and/or registered trademarks of Advanced Micro Devices. Arm is a trademark or registered trademarks of NVIDIA, CUDA, GeForce, Quadro, Tesla and Jetson are trademarks/registered trademarks of NVIDIA Corporation.