

MX.49xx

fast 16 bit transient recorder, A/D converter board for PXI bus

Hardware Manual Software Driver Manual

English version

January 30, 2013

(c) SPECTRUM SYSTEMENTWICKLUNG MICROELECTRONIC GMBH AHRENSFELDER WEG 13-17, 22927 GROSSHANSDORF, GERMANY

SBench is a registered trademark of Spectrum Systementwicklung Microelectronic GmbH.

Microsoft, Visual C++, Visual Basic, Windows, Windows 98, Windows NT, Window 2000 and Windows XP, Windows Vista, Windows 7, Windows 8 are trademarks/registered trademarks of Microsoft Corporation.

LabVIEW, DASYLab, Diadem and LabWindows/CVI are trademarks/registered trademarks of National Instruments Corporation.

 $\ensuremath{\mathsf{MATLAB}}$ is a trademark/registered trademark of The Mathworks, Inc.

Agilent VEE, VEE Pro and VEE OneLab are trademarks/registered trademarks of Agilent Technologies, Inc.

FlexPro is a registered trademark of Weisang GmbH & Co. KG.

Introduction	
Preface	
General Information	
Different models of the MX.49xx series	
Additional Option	
Digital inputs	
The Spectrum type plate	
Hardware information	
Block diagram	
Dynamic Parameters	
Order Information	11
Hardware Installation	
System Requirements	
Warnings	
ESD Precautions	
Cooling Precautions	
Sources of noise	
Installing the board in the system	
Installing a single board without any options	
Installing a board with digital inputs/outputs	
Software Driver Installation	
Interrupt Sharing	
Important Notes on Driver Version 4.00	14
Windows XP 32/64 Bit	
Installation	
Version control	
Driver - Update	
Windows Vista/7 32/64 Bit	
Installation	
Version control	
Driver - Update	
Windows NT / Windows 2000 32 Bit	
Installation	
Adding boards to the Windows NT / Windows 2000 driver	
Driver - Update	
Important Notes on Driver Version 4.00	
Linux	20
Overview	20
Installation	
Software	
Software Overview	
Accessing the cards with SBench 6	
C/C++ Driver Interface	
Header files	
Microsoft Visual C++	
Borland C++ Builder	
Linux Gnu C	
Other Windows C/C++ compilers	
National Instruments LabWindows/CVI	
Driver functions	
Delphi (Pascal) Programming Interface	
Type definition	
Include Driver	
Examples	
Driver functions	
Visual Basic Programming Interface	
Include Driver	
Visual Basic Examples	
VBA for Excel Examples	
Driver functions	

Programming the Board	
Overview	
Register tables	
Programming examples	
Error handling	
Initialization	
Starting the automatic initialization routine	
PCI Register	
Hardware version	
Date of production	
Serial number Maximum possible sample rate	
Installed memory	
Installed features and options	
Used interrupt line	
Used type of driver	
Powerdown and reset	
Analog Inputs	
Channel Selection	
Important note on channels selection	
Setting up the inputs	
Input ranges	
Input offset	
Differential Inputs	
Automatic on-board calibration of the offset and gain settings	
Standard acquisition modes	41
General Information	
Programming	
Memory, Pre- and Posttrigger Starting without interrupt (classic mode)	
Starting with interrupt driven mode	
Data organization	
Sample format	
Reading out the data with SpcGetData	
FIFO Mode	
Overview	
General Information	
Background FIFO Read	
Speed Limitations	
Programming	
Software Buffers	
Buffer processing	
FIFO mode	
Example FIFO acquisition mode	
Data organization	50
Sample format	50
Clash ann an t	E 1
Clock generation	
Overview	
Internally generated sample rate	
Standard internal sample rate	
Using plain quartz without PLL	
External reference clock	
External clocking	
Direct external clock	
External clock with divider	
PXI Reference Clock	
Trigger modes and appendant registers	
General Description	
Software trigger	
Sonware ingger External TTL trigger	
Edge triggers	
Eage miggers Pulsewidth triggers	
Channel Trigger	
Overview of the channel trigger registers	
Triggerlevel	
Detailed description of the channel trigger modes	00 د۲

Background on PXI. 7 PXI and CompactPCI. 7 PXI and CompactPCI. 7 PXI star Trigger 7 PXI Inferconnect Bus. 7 Programming PXI Features. 7 PXI Reference Clock. 7 PXI Reference Clock. 7 PXI Reference Clock. 7 PXI Reference Clock. 7 Recording modes 7 Standard Mode 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Recording modes 7 Standard Mode 7 Fife Mode 7 Recording modes 7 Standard Mode 7 Fiff O Mode 7	PXI Features	
PXI and CompactPCI. PXI Reference Clock PXI Trigger PXI Trigger Bus PXI Interconnect Bus PXI Interconnect Bus Programming PXI Features PXI Trigger Modes PXI Trigger Modes PXI Trigger Modes Multiple Recording PXI Trigger Modes Multiple Recording PXI Trigger Modes Standard Mode PXI Trigger modes FIFO Mode PXI Trigger modes Recording modes PXI Trigger modes Resulting start delays. PXI Trigger modes Recording modes PXI Trigger modes Trigger modes PXI Trigger modes Standard Mode PXI Trigger modes Trigger modes PXI Trigger modes Standard Mode PXI Trigger modes FIFO Mode PXI Trigger modes Ceneral information and trigger delay PXI Trigger modes Ceneral information and trigger delay PXI Trigger modes Recording modes PXI Trigger modes Resulting start delays. PXI Allowed trigger modes Resulting start delays. PXI Allowed trigger modes Resulting start delays. PXI Allowed trigger modes Rex		
PXI Reference Clock 7 PXI Star Trigger 7 PXI Interconnect Bus 7 Programming PXI Features 7 PXI Interconnect Bus 7 PXI Reference Clock 7 PXI Trigger Modes 7 Multiple Recording. 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Recording modes 7 Standard Mode 7 Recording modes 7 General information and trigger delay 7 Alignement samples per channel </td <td>8</td> <td></td>	8	
PXI Stor Trigger 7 PXI Interconnect Bus 7 Programming PXI Features 7 PXI reference Clock 7 PXI Trigger Modes 7 Multiple Recording 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Resulting start delays 7 Recording modes 7 Resulting start delays 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes 7 General information and trigger delay 7 End of gate alignment 7 Aligneent samples per channel 7 Resulting start delays 7 Number of samples on gate signal 7 <		
PXI Trigger Bus 7 PXI Interconnect Bus 7 Programming PXI Features 7 PXI Reference Clock 7 PXI Trigger Modes 7 Multiple Recording 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes 7 Recording start delays 7 Gated Sampling 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Recording modes 7 Standard Mode 7 Trigger modes 7 General information and trigger delay 7 End of gate alignment 7 Alignement samples per channel 7 Resulting start delays 7 Number of samples on gate signal 7 Allowed trigge		
PXI Interconnect Bus 7 Programming PXI Features 7 PXI Reference Clock 7 PXI Trigger Modes 7 Multiple Recording 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes. 7 Resulting start delays 7 Gated Sampling 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Recording modes 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes. 7 General information and trigger delay 7 General information and trigger delay 7 End of gate alignment 7 Alignement samples per channel 7 Resulting start delays. 7 Number of samples on gate signal 7 Number of samples on gate signal 7 Aliowed trigger modes 7 Sample format 7 Sample format		
Programming PXI Features 7 PXI Reference Clock 7 PXI Trigger Modes 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes 7 Recording modes 7 Resulting start delays 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Recording modes 7 Centeral information and trigger delay 7 Central dignment 7 Alignement samples or pate signal 7 Alignement samples or gate signal 7 Allowed trigger modes 7 Digital mode selection 7 Sample format 7 Digital mode selection 7 Sample format 7 Pin assignment digital channels 7 Electrical specifications 7<		
PXI Reference Clock PXI Trigger Modes PXI Trigger Modes 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes 7 Resulting start delays. 7 Gated Sampling 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Recording modes 7 Standard Mode 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes 7 General information and trigger delay 7 End of gate alignment 7 Alignement samples per channel 7 Resulting start delays. 7 Number of samples on gate signal 7 Allowed trigger modes 7 Example program. 7 Digital inputs 7 Digital mode selection. 7 Sample format 7 Pin assignment digital channels. 7 Electrical specifications 7<		
PXI Trigger Modes 7 Multiple Recording		
Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes 7 General information and trigger delay 7 General information and trigger delay 7 Alignement samples per channel 7 Alignement samples per channel 7 Resulting start delays 7 Number of samples on gate signal 7 Allowed trigger modes 7 Example program 7 Digital inputs 7 Digital mode selection 7 Sample format 7 Pin assignment digital channels 7 Electrical specifications 8 Error Codes 8 Friror Codes 8 Pin assignment of the multipin connector 8		
Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes 7 General information and trigger delay 7 General information and trigger delay 7 Alignement samples per channel 7 Alignement samples per channel 7 Resulting start delays 7 Number of samples on gate signal 7 Allowed trigger modes 7 Example program 7 Digital inputs 7 Digital mode selection 7 Sample format 7 Pin assignment digital channels 7 Electrical specifications 8 Error Codes 8 Friror Codes 8 Pin assignment of the multipin connector 8	Multiple Recording	
Standard Mode 7 FIFO Mode 7 Resulting start delays 7 Gated Sampling 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes. 7 General information and trigger delay 7 End of gate alignment 7 Alignement samples per channel 7 Resulting start delays. 7 Number of samples on gate signal 7 Allowed trigger modes. 7 Digital inputs 7 Digital mode selection 7 Sample format 7 Pin assignment digital channels 7 Electrical specifications 8 Error Codes 8 Pin assignment of the multipin connector 8	• •	
FIFO Mode 7 Trigger modes 7 Resulting start delays 7 Gated Sampling 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes 7 General information and trigger delay 7 End of gate alignment 7 Alignement samples per channel 7 Resulting start delays 7 Number of samples on gate signal 7 Allowed trigger modes 7 Digital inputs 7 Digital mode selection 7 Sample format 7 Pin assignment digital channels 7 Electrical specifications 7 Appendix 7 Piror Codes 7 Pin assignment of the multipin connector 8	0	
Trigger modes. 7 Resulting start delays. 7 Gated Sampling 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes. 7 General information and trigger delay 7 End of gate alignment. 7 Alignement samples per channel 7 Resulting start delays. 7 Number of samples on gate signal 7 Allowed trigger modes. 7 Digital inputs 7 Digital mode selection. 7 Sample format 7 Pin assignment digital channels. 7 Resulting start delays. 7 Digital mode selection. 7 Sample format 7 Pin assignment digital channels. 7 Pin assignment digital channels. 7 Electrical specifications. 8 Appendix 8 Prin cassignment of the multipin connector 8		
Resulting start delays 7 Gated Sampling 7 Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes 7 General information and trigger delay 7 End of gate alignment 7 Alignement samples per channel 7 Resulting start delays 7 Number of samples on gate signal 7 Allowed trigger modes 7 Example program 7 Option Digital inputs 7 Digital mode selection 7 Sample format 7 Pin assignment digital channels 7 Electrical specifications 7 Appendix 8 Fror Codes 8 Pin assignment of the multipin connector 8		
Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes 7 General information and trigger delay 7 End of gate alignment 7 Alignement samples per channel 7 Resulting start delays 7 Number of samples on gate signal 7 Allowed trigger modes 7 Example program 7 Option Digital inputs 7 Digital mode selection 7 Sample format 7 Pin assignment digital channels 7 Electrical specifications 7 Appendix 8 Piror Codes 8 Pin assignment of the multipin connector 8		
Recording modes 7 Standard Mode 7 FIFO Mode 7 Trigger modes 7 General information and trigger delay 7 End of gate alignment 7 Alignement samples per channel 7 Resulting start delays 7 Number of samples on gate signal 7 Allowed trigger modes 7 Example program 7 Option Digital inputs 7 Digital mode selection 7 Sample format 7 Pin assignment digital channels 7 Electrical specifications 7 Appendix 8 Piror Codes 8 Pin assignment of the multipin connector 8	Gated Sampling	
Standard Mode 7 FIFO Mode 7 Trigger modes. 7 General information and trigger delay 7 End of gate alignment 7 Alignement samples per channel 7 Resulting start delays. 7 Number of samples on gate signal 7 Allowed trigger modes 7 Example program. 7 Option Digital inputs 7 Digital mode selection 7 Sample format 7 Pin assignment digital channels 7 Error Codes 8 Pin assignment of the multipin connector 8	Recording modes	76
FIFO Mode 7 Trigger modes. 7 General information and trigger delay 7 End of gate alignment. 7 Alignement samples per channel 7 Resulting start delays. 7 Number of samples on gate signal 7 Allowed trigger modes. 7 Example program. 7 Option Digital inputs 7 Digital mode selection. 7 Sample format 7 Pin assignment digital channels. 7 Etror Codes. 8 Pin assignment of the multipin connector 8		
Trigger modes. 7 General information and trigger delay. 7 End of gate alignment. 7 Alignement samples per channel. 7 Resulting start delays. 7 Number of samples on gate signal. 7 Allowed trigger modes. 7 Example program. 7 Option Digital inputs 7 Digital mode selection. 7 Sample format 7 Pin assignment digital channels. 7 Etror Codes. 8 Pin assignment of the multipin connector 8		
General information and trigger delay 7 End of gate alignment 7 Alignement samples per channel 7 Resulting start delays 7 Number of samples on gate signal 7 Allowed trigger modes 7 Example program 7 Option Digital inputs 7 Digital mode selection 7 Sample format 7 Pin assignment digital channels 7 Electrical specifications 7 Appendix 7 Pin assignment of the multipin connector 8		
End of gate alignment 7 Alignement samples per channel 7 Resulting start delays 7 Number of samples on gate signal 7 Allowed trigger modes 7 Example program 7 Option Digital inputs 7 Digital mode selection 7 Sample format 7 Pin assignment digital channels 7 Electrical specifications 7 Appendix 7 Pin assignment of the multipin connector 8		
Alignment samples per channel 7 Resulting start delays 7 Number of samples on gate signal 7 Allowed trigger modes 7 Example program 7 Option Digital inputs 7 Digital mode selection 7 Sample format 7 Pin assignment digital channels 7 Electrical specifications 7 Appendix 8 Error Codes 8 Pin assignment of the multipin connector 8		
Resulting start delays 7 Number of samples on gate signal 7 Allowed trigger modes 7 Example program 7 Option Digital inputs 7 Digital mode selection 7 Sample format 7 Pin assignment digital channels 7 Electrical specifications 7 Appendix 7 Pin assignment of the multipin connector 8		
Number of samples on gate signal 7 Allowed trigger modes 7 Example program 7 Option Digital inputs 7 Digital mode selection 7 Sample format 7 Pin assignment digital channels 7 Electrical specifications 7 Appendix 7 Pin assignment of the multipin connector 8	0 1 1	
Allowed trigger modes		
Example program		
Digital mode selection. 7 Sample format 7 Pin assignment digital channels. 7 Electrical specifications 7 Appendix		
Digital mode selection. 7 Sample format 7 Pin assignment digital channels. 7 Electrical specifications 7 Appendix	Option Digital inputs	
Sample format Pin assignment digital channels	Digital mode selection	
Pin assignment digital channels		
Electrical specifications 7 Appendix 8 Error Codes 8 Pin assignment of the multipin connector 8		
Error Codes		
Error Codes	Appendix	
Pin assignment of the multipin connector		
Option "Digital inputs"		
Pin assignment of the multipin cable		
IDC footprints		

Preface

This manual provides detailed information on the hardware features of your Spectrum instrumentation board. This information includes technical data, specifications, block diagram and a connector description.

In addition, this guide takes you through the process of installing your board and also describes the installation of the delivered driver package for each operating system.

Finally this manual provides you with the complete software information of the board and the related driver. The reader of this manual will be able to integrate the board in any PC system with one of the supported bus and operating systems.

Please note that this manual provides no description for specific driver parts such as those for LabVIEW or MATLAB. These drivers are provided by special order.

For any new information on the board as well as new available options or memory upgrades please contact our website http://www.spectrum-instrumentation.com. You will also find the current driver package with the latest bug fixes and new features on our site.



Please read this manual carefully before you install any hardware or software. Spectrum is not responsible for any hardware failures resulting from incorrect usage.

General Information

The MX.49xx series allows the recording of up to four channels in the middle speed segment. Due to the proven design a wide variety of 16 bit A/D converter boards for PXI bus can be offered. These boards are available in several versions and different speed grades making it possible for the user to find a individual solution.

These boards offer four channels with sample rates of 10 MS/s, 25 MS/s or 50 MS/s. As an option 4 digital inputs per channel can be recorded synchronously. The installed memory of up to 64 MSample will be used for fast data recording. It can completely be used by the current active channels. If using slower sample rates the memory can be switched to a FIFO buffer and data will be transferred online to the PC memory or to hard disk.


Several boards of the MX.xxxx series may be connected together by the standard bus to work with the same time base.

Application examples: Laboratory equipment, Super-sonics, LDA/PDA, Radar, Spectroscopy.

Different models of the MX.49xx series

The following overwiew shows the different available models of the MX.49xx series. They differ in the number of available channels. You can also see the model dependant allocation of the output connectors.

- MX.4911
- MX.4931
- MX.4963




Additional Option

Digital inputs


This option allows the user to acquire additional digital channels synchronous and phase-stable along with the analog data.

Therefore the analog data is filled up with the digital bits up to 16 Bit data width. This leads to a possibility of acquiring 4 additional digital bits per channel when reducing the resolution to 12 bit, and 2 additional digital bits per channel when reducing the resolution to 14 bit resolution boards. Additionally 16 digital channels can completely replace one A/D channel.

The connector for these digital inputs is mounted on an additional bracket, as the figure is showing.



The Spectrum type plate



The Spectrum type plate, which consists of the following components, can be found on all of our boards.


- 1 The board type, consisting of the two letters describing the bus (in this case MX for the PXI bus) and the model number.
- (2) The size of the on-board installed memory in MSamples. In this example there are 8 MS (16 MByte) installed.
- (3) The serial number of your Spectrum board. Every board has a unique serial number.
- (4) The board revision, consisting of the base version and the module version.
- 5 A list of the installed options. A complete list of all available options is shown in the order information. In this example the option 'Multiple Recording' is installed.
- 6 The date of production, consisting of the calendar week and the year.



Please always supply us with the above information, especially the serial number in case of support request. That allows us to answer your questions as soon as possible. Thank you.

Hardware information

Block diagram



Technical Data

Analog Inputs						Ext. clock: delay to internal clock	TBD
Resolution	16 bit					·	
Inputs	True diffe	rential /	single-end	ded		Trigger	
Differential non linearity (DNL)	TBD		-			Multi: Trigger to 1st sample delay	fixed
Integral non linearity (INL)	TBD					Multi: Recovery time	< 20 samples
Offset error (full speed)	TBD					ext. Trigger accuracy	1 Sample
Gain error (full speed)	TBD					int. Trigger accuracy	1 Sample
Programmable input offset	100 % of	single-er	nded inpu	ıt range		input signal with 50 ohm termination	max 5 V rms
Crosstalk: all ranges 100 kHz signal	TBD	-		-		Trigger output delay	1 Sample
Analog Input impedance	50 Ohm ,	/ 1 MOł	ım TBI	ЭpF			
Over voltage protection	TBD					Environmental and Physical detail	s
CMRR for ±200 mV to ±1 V	TBD					Dimension	160 mm x 100 mm (Standard 3U)
CMRR for ±2 V to ±10 V	TBD					Width (standard board)	1 slot
Connector (analog)	3 mm SM	B male				Warm up time	10 minutes
Connector (trigger/clock)	3 mm SM	B male				Operating temperature	0°C - 50°C
						Storage temperature	-10°C - 70°C
Power consumption (max speed)	3,3 V	5 V	-12 V	+12 V	Total	Humidity	10% to 90%
MX.4911	TBD	TBD	TBD	TBD	TBD	MTBF	TBD
MX.4931	TBD	TBD	TBD	TBD	TBD	Certifications and Compliances	
MX.4963	TBD	TBD	TBD	TBD	TBD	EMC Immunity	Compliant with CE Mark
						EMC Emission	Compliant with CE Mark
Trigger input:Standard TTL level	Low: -0.5 High: 2.0 Trigger pi	V > leve	el < 5.5 V		periods.	Clock input: Standard TTL level	Low: -0.5 V > level < 0.8 V High: 2.0 V > level < 5.5 V Rising edge. Duty cycle: 50% ± 5%
Trigger output	Standard Low < 0.4 High > 2. One posit	4 V (@ 20 .4 V (@ -2	0 mA, mc 20 mA, m	ıx 64 mA 1ax -48 m) A)	Clock output	Standard TTL, capable of driving 50 Ohm Low < 0.4 V (@ 20 mA, max 64 mA) High > 2.4 V (@ -20 mA, max -48 mA)

Dynamic Parameters

	MX.4911	MX.4931	MX.4963
Min internal clock	10 kS/s	10 kS/s	10 kS/s
Max internal clock	10 MS/s	25 MS/s	50 MS/s
Min external clock	3 MHz	3 MHz	3 MHz
Max external clock	10 MS/s	25 MS/s	50 MS/s
-3 dB bandwidth	>5 MHz	>15 MHz	>30 MHz
Zero noise level (Range ≥ ±500 mV)	< TBD LSB rms	< TBD LSB rms	< TBD LSB rms
Zero noise level (Range < ±500 mV)	< TBD uV rms	< TBD uV rms	< TBD uV rms
Test - sampling rate	10 MS/s	25 MS/s	50 MS/s
Test signal frequency			
SNR (typ)	TBD dB	TBD dB	TBD dB
THD (typ)	TBD dB	TBD dB	TBD dB
SFDR (typ), excl. harm.	TBD dB	TBD dB	TBD dB
ENOB (based on SNR)	TBD bit	TBD bit	TBD bit
ENOB (based on SINAD)	TBD bit	TBD bit	TBD bit

Dynamic parameters are measured at ± 5 V input range (if no other range is stated) and 1 MOhm termination with the sampling rate specified in the table. Measured parameters are averaged 20 times to get typical values. Test signal is a pure sine wave of the specified frequency with > 99% amplitude. SNR and RMS noise parameters may differ depending on the quality of the used PC. SNR = Signal to Noise Ratio, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range, SINAD = Signal Noise and Distortion, ENOB = Effective Number of Bits. For a detailed description please see application note 002.

Order Information

The card is delivered with 32 MSample on-board memory and supports standard mode (Scope), FIFO mode (streaming), Multiple Recording and Gated Sampling. Operating system drivers for Windows/Linux 32 bit and 64 bit, examples for C/C++, LabVIEW (Windows), MATLAB (Windows), LabWindows/CVI, Delphi, Visual Basic and a Base license of the oscilloscope software SBench 6 are included. Drivers for other 3rd party products like VEE or DASYLab may be available on request.

Adapter cables are not included. Please order separately!

Versions	Order no.	Standard	mem 1 chann	el 2 channe	els 4 chan	nels			
	MX.4911	32 MSan	nple 10 MS/	s 10 MS/s	10 MS	/s			
	MX.4931	32 MSan	nple 25 MS/	s 25 MS/s	25 MS	/s			
	MX.4963	32 MSan	nple 50 MS/	s 50 MS/s	25 MS	/s			
<u>Memory</u>	Order no.	Option							
2	MX.4xxx-64M	Memory	upgrade to 64 MSa	mple (128 MB) of tot	al memory				
	MX.4xxx-up	Addition	al fee for later memo	ory upgrade					
Cables			Order no.						
	for Connections	Length	to BNC male	to BNC female	to SMA male	to SMA female	to SMB female		
	Analog/Clock/Trigger	80 cm	Cab-3f-9m-80	Cab-3f-9f-80	Cab-3f-3mA-80	Cab-3f-3fA-80	Cab-3f-3f-80		
	Analog/Clock/Trigger	200 cm	Cab-3f-9m-200	Cab-3f-9f-200	Cab-3f-3mA-200	Cab-3f-3fA-200	Cab-3f-3f-200		
	Probes (short)	5 cm		Cab-3f-9f-5					
			to 2x20 pole IDC	to 40 pole FX2					
	Digital signals (option)	100 cm		Cab-d40-d40-100					
Software SBench6	Order no.								
	SBenchó	Base version included in delivery. Support standard mode for one card.							
	SBench6-Pro			ard: FIFO mode, exp					
	SBench6-Multi		ultiple cards: needs	Professional version.					
	Volume Licenses		k Spectrum for deta	ils.					

Hardware Installation

System Requirements

All Spectrum MX.xxxx instrumentation boards are compliant to the PXI 3U standard and require in general one free slot. Depending on the installed options additional free slots can be necessary.

<u>Warnings</u>

ESD Precautions

The boards of the MX.xxxx series contain electronic components that can be damaged by electrostatic discharge (ESD).

Before installing the board in your system or even before touching it, it is absolutely necessary to bleed of any electrostatic electricity.

Cooling Precautions

The boards of the MX.xxxx series operate with components having very high power consumption at high speeds. For this reason it is absolutely required to cool this board sufficiently. It is strongly recommended to install an additional cooling fan producing a stream of air across the boards surface. In most cases PXI systems are already equipped with sufficient cooling power. In that case please make sure that the air stream is not blocked.

During longer pauses between the single measurements the power down mode should be called to reduce the heat production.

Sources of noise

The boards of the MX.xxxx series should be placed far away from any noise producing source (like e.g. the power supply). It should especially be avoided to place the board in the slot directly adjacent to another fast board (like the graphics controller).


Installing the board in the system

Installing a single board without any options

The locks on the bottom side of PXI boards need to be unlocked and opened before installing the board into a free slot of the system. Therefore you need to press the little button on the inside of the fastener and move it outwards (see figure). Now slowly insert the card into the host system using the key ways until the lock snaps in with a "click".

While inserting the board take care not to tilt it.

After the board's insertion fasten the two screws carefully, without overdoing.




Installing a board with digital inputs/outputs

The locks on the bottom side of PXI boards need to be unlocked and opened before installing the board into a free slot of the system. Therefore you need to press the little button on the inside of the fastener and move it outwards (see figure). Now slowly insert the card into the host system using the key ways until the lock snaps in with a "click".

While inserting the board take care not to tilt it.



After the board's insertion fasten the four screws of both brakkets carefully, without overdoing. The figure shows exemplarily a board with two installed modules.



Software Driver Installation

Before using the board a driver must be installed that matches the operating system. The installation is done in different ways depending on the used operating system. The driver that is on CD supports all boards of the MI, MC and MX series. That means that you can use the same driver for all boards of theses families.

Interrupt Sharing

This board uses a PCI interrupt for DMA data transfer and for controlling the FIFO mode. The used interrupt line is allocated by the PC BIOS at system start and is normally depending on the selected slot. Because there is only a limited number of interrupt lines available on the PCI bus it can happen that two or more boards must use the same interrupt line. This so called interrupt sharing must be supported by all drivers of the participating equipment.

Most available drivers and also the Spectrum driver for your board can manage interrupt sharing. But there are also some drivers on the market that can only use one interrupt exclusively. If this equipment shares an interrupt with the Spectrum board, the system will hang up if the second driver is loaded (the time is depending on the operating system).

If this happens it is necessary to reconfigure the system in that way that the critical equipment has an exclusive access to an interrupt.

On most systems the BIOS shows a list of all installed PCI boards with their allocated interrupt lines directly after system start. You have to check whether an interrupt line is shared between two boards. Some BIOS allow the manual allocation of interrupt lines. Have a look in your mainboard manual for further information on this topic.

Because normally the interrupt line is fixed for one PCI slot it is simply necessary to use another slot for the critical board to force a new interrupt allocation. You have to search a configuration where all critical boards have only exclusive access to one interrupt.

Depending on the system, using the Spectrum board with a shared interrupt may degrade performance a little. Each interrupt needs to be checked by two drivers. For this reason when using time critical FIFO mode even the Spectrum board should have an exclusively access to one interrupt line.

Important Notes on Driver Version 4.00

With Windows driver version V4.00 and later the support for Windows 64 bit versions was added for MI, MC and MX series cards. This required an internal change such that Windows 98, Windows ME, and Windows 2000 versions are no longer compatible with the WDM driver version.



Windows 98 and Windows ME should use the latest 3.39 driver version (delivered on CD revision 3.06), because with driver version V4.00 on these two operating systems are no longer supported.

Windows 2000 users can alternatively change from the existing WDM driver to the Windows NT legacy driver, which is still supported by Spectrum.



Because changing from one driver model (WDM) to another (NT legacy) might result in conflicts please contact Spectrum prior to the update.

Windows XP 32/64 Bit

Installation

When installing the board in a Windows XP system the Spectrum board will be recognized automatically on the next start-up.

The system offers the direct installation of a driver for the board.


Do not let Windows automatically search for the best driver, because sometimes the driver will not be found on the CD. Please take the option of choosing a manual installation path instead.



Allow Windows XP to search for the most suitable driver in a specific directory. Select the CD that was delivered with the board as installation source. The driver files are located on CD in the directory

\Driver\win32\winxp_vista_7 for Windows Vista/7 (for 32 Bit) or

\Driver\win64\winxp_vista_7 for Windows Vista/7 (for 64 Bit)



Completing the Found New

Hardware Wizard The wizard has finished installing the software for

MI.3020

Click Finish to close the wizard

< Back Finish Cancel

Found New Hardware Wiz


The hardware assistant shows you the exact board type that has been found like the MI.3020 in the example. Older boards (before june 2004) show "Spectrum Board" instead.

The drivers can be used directly after installation. It is not necessary to restart the system. The installed drivers are linked in the device manager.

Below you'll see how to examine the driver version and how to update the driver with a newer version.



If you want to check which driver version is installed in the system this can be easily done in the device manager. Therefore please start the device manager from the control panel and show the properties of the installed driver.



On the property page Windows XP shows the date and the version of the installed driver.

After clicking the driver details button the detailed version information of the driver is shown. In the case of a support question this information must be presented together with the board's serial number to the support team to help finding a fast solution.

Driver - Update


If a new driver version should be installed no Spectrum board is allowed to be in use by any software. So please stop and exit all software that could access the boards.

A new driver version is directly installed from the device manager. Therefore please open the properties page of the driver as shown in the section before. As next step click on the update driver button and follow the steps of the driver installation in a similar way to the previous board and driver installation.

Please select the path where the new driver version was unzipped to. If you've got the new driver version on CD please select the proper path on the CD containing the new driver version:

 $\label{eq:linear} $$ $ Virial Viria$


\Driver\win64\winxp_vista_7 for Windows Vista/7 (for 64 Bit)





MI. 3020 Properties	? 🛛
General Driver Resources	
MI.3020	
Driver Provider: Spectrum GmbH	
Driver Date: 4/30/2004	
Driver Version: 3.7.0.0	
Digital Signer: Not digitally signed	
Driver Details To view details about the driver	ver files.
Update Driver To update the driver for this of	device.
<u>Boll Back Driver</u> <u>If the device fails after updatiback to the previously installed</u>	
Uninstall To uninstall the driver (Advar	nced).
ОК	Cancel





Windows Vista/7 32/64 Bit


Installation

When installing the card in a Windows Vista or Windows 7 system, it might be recognized automatically on the next start-up. The system tries at first to automatically search and install the drivers from the Microsoft homepage.

This mechanism will fail at first for the "PCI Device" device, because the Spectrum drivers are not available via Microsoft, so simply close the dialog. This message can be safely ignored.

Afterwards open the device manager from the Windows control panel, as shown on the right.

Find the above mentioned "PCI Device", right-click and select "Update Driver Software..."



Do not let Windows Vista/7 automatically search the for the best driver, because it will search the internet and not find a proper driver. Please take the option of browsing the computer manually for the driver software instead. Allow Windows Vista/7 to search for the most suitable driver in a specific directory.

•	Search automatically for updated driver software Windows will search your computer and the Internet for the latest driver software for your device, unless you've disabled this feature in your device installation settings.
•	Browse my computer for driver software Locate and install driver software manually.

Now simply select the root folder of the CD that was delivered with the board as installation source and enable the "Include subfolders" option.

Alternatively you can browse to the installtions folders. The driver files are located on CD in the directory

\Driver\win32\winxp_vista_7 for Windows Vista/7 (for 32 Bit) or

\Driver\win64\winxp_vista_7 for Windows Vista/7 (for 64 Bit)



On the upcoming Windows security dialog select install. To prevent Windows Vista/7 to always ask this question for future updates, you can optionally select to always trust software from Spctrum.

The hardware assistant then shows you the exact board type that has been found like the MI.3120 in the example.

The drivers can be used directly after installation. It is not necessary to restart the system. The installed drivers are linked in the device manager.


Below you'll see how to examine the driver version and how to update the driver with a newer version.

Windows Security Would you like to install this device software? Would you like to install this device software? Name: Spectrum GmbH Spectrum Drivers Publisher: Spectrum Systementwicklung Microelectron... Always trust software from "Spectrum Install Don't Install Systementwicklung Microelectron...". You should only install driver software from publishers you trust. How can I decide which device software is safe to install?

Min dawa haa	a second all second at a discourse of		
windows has	successfully updated your d	nver soltware	
Windows has finis	hed installing the driver software for	his device:	
ML3120			


Version control

If you want to check which driver version is installed in the system this can be easily done in the device manager. Therefore please start the device manager from the control panel and show the properties of the installed driver.



On the property page Windows Vista/7 shows the date and the version of the installed driver.

After clicking the driver details button the detailed version information of the driver is shown. In the case of a support question this information must be presented together with the board's serial number to the support team to help finding a fast solution.




Driver - Update

The driver update under Windows Vista/7 is exact the same procedure as the initial instal-

lation. Please follow the steps above, starting from the device manager, select the Spectrum card to be updated, right-click and select "Update Driver Software..." and follow the steps above.

Windows NT / Windows 2000 32 Bit

Installation



Under Windows NT and Windows 2000 the Spectrum driver must be installed manually. The driver is found on CD in the directory \Driver\win32\winnt. Please start the "winNTDrv_Install.exe" program. The installation is performed totally automatically, simply click on the "Next" button. After installtion the system must be rebooted once (see picture on the right



side). The driver is install to support one PCI/PXI or CompactPCI device. If more boards are installed in the system the configuration of the driver has to be changed. Please see the following chapter for this topic.

Adding boards to the Windows NT / Windows 2000 driver

Driver Configura	ation	K
Board Number:	1/1	
Туре:	PCI Board	
Baseaddress:	None	Apply changes
Memory installed:	None	
Interrupt Channel:	None	Delete board
Options:	None I	OK Cancel

The Windows NT lagacy driver must be configured by the Driver Configuration utility to support more than one board. The Driver Configuration utility is automatically installed with the driver. The Utility can be found in the start menu as "DrvConfig".



To add a new card please follow these steps:

- Increase the board number on top of the screen by pressing the right button
- Change the board type from "Not Installed" to "PCI Board
- Press the "Apply changes" button
- Press the "OK" button
- Restart the system

Driver - Update

If a new driver version should be installed no Spectrum board is allowed to be in use by any software. So please stop and exit all software that could access the boards.

When updating a system please simply execute the setup file of the new driver version. Afterwards the system has to be rebooted. The driver configuration is not changed.

Important Notes on Driver Version 4.00

With Windows driver version V4.00 and later the support for Windows 64 bit versions was added for MI, MC and MX series cards. This required an internal change such that Windows 98, Windows ME, and Windows 2000 versions are no longer compatible with the WDM driver version.

Because changing from one driver model (WDM) to another (NT legacy) might result in conflicts please contact Spectrum prior to the update.

<u>Linux</u>

The Spectrum boards are delivered with drivers for linux. It is necessary to install them manually following the steps explained afterwards. The linux drivers can be found on CD in the directory /Driver/linux. As linux is an open source operating system there are several distributions in use world-wide that are compiled with different kernel settings. As we are not able to install and maintain hundreds of different distributions and versions we had to focus on some common used linux distributions.

However if your distribution does not work with one of these pre-compiled kernel modules or you have a specialized kernel installed (like a SMP kernel) you can get the linux driver sources directly from us. With this sources it's no problem to compile and use the linux driver on your system. Please contact your local distributor to get the sources. The Spectrum linux drivers are compatible with kernel versions 2.4, 2.6 and 3.x.

On this CD you'll find pre-compiled linux kernel modules for the following versions

Distribution	Kernel Version	Processor	Width	Distribution	Kernel Version	Processor	Width
Suse 9.0	2.4.21	single only	32 bit	Redhat 9.0	2.4.20	single and smp	32 bit
Suse 9.1	2.6.4	single and smp	32 bit	Fedora Core 3	2.6.9	single and smp	32 bit
Suse 9.3	2.6.11	single and smp	32 bit	Fedora Core 4	2.6.11	single and smp	32 bit
Suse 10.0	2.6.13	single only	32 bit and 64 bit	Fedora Core 5	2.6.15	single and smp	32 bit and 64 bit
Suse 10.1	2.6.16	single only	32 bit and 64 bit	Fedora Core 6	2.6.18	single and smp	32 bit and 64 bit
Suse 10.2	2.6.18	single and smp	32 bit and 64 bit	Fedora Core 7	2.6.21	single and smp	32 bit and 64 bit
Suse 10.3	2.6.22	single and smp	32 bit and 64 bit	Fedora 8	2.6.23	single and smp	32 bit and 64 bit
Suse 11.0	2.6.25	single and smp	32 bit and 64 bit	Fedora 9	2.6.25	single and smp	32 bit and 64 bit
Suse 11.1	2.6.27	single and smp	32 bit and 64 bit	Fedora 10	2.6.27	single and smp	32 bit and 64 bit
Suse 11.2	2.6.31	single and smp	32 bit and 64 bit	Fedora 11	2.6.29	single and smp	32 bit and 64 bit
Suse 11.3	2.6.34	single and smp	32 bit and 64 bit	Fedora 12	2.6.31	single and smp	32 bit and 64 bit
Suse 11.4	2.6.38	single and smp	32 bit and 64 bit	Fedora 13	2.6.33.3	single and smp	32 bit and 64 bit
Suse 12.1	3.1	single and smp	32 bit and 64 bit	Fedora 14	2.6.35.6	single and smp	32 bit and 64 bit
				Fedora 15	2.6.38.6	single and smp	32 bit and 64 bit
Debian Sarge	2.4.27	single	32 bit	Fedora 16	3.1	single and smp	32 bit and 64 bit
Debian Sarge	2.6.8	single	32 bit	Fedora 17	3.3.4	single and smp	32 bit and 64 bit
Debian Etch	2.6.18	single and smp	32 bit and 64 bit	Fedora 18	3.6.10	single and smp	32 bit and 64 bit
Debian Lenny	2.6.26	single and smp	32 bit and 64 bit				
Debian Squeeze	2.6.32	single and smp	32 bit and 64 bit	Ubuntu 12.04 LTS	3.2	single and smp	32 bit and 64 bit

<u>64 bit</u>

The Spectrum Linux Drivers also run under 64 bit systems based on the AMD 64 bit architecture (AMD64). The Intel architecture (IA64) is not supported and has not been tested. All drivers, examples and programs need to be recompiled to run under 64 bit Linux. The 64 bit support is available starting with driver version 3.18. Due to the different pointer size two additional functions have been implemented that are described later on. All special functionality concerning 64 bit Linux support is marked with the logo seen on the right.

Installation

Login as root.

It is necessary to have the root rights for installing a driver.

Select the right driver from the CD.

Refer to the list shown above. If your distribution is not listed there please select the module that most closely matches your installed kernel version. Copy the driver kernel module spc.o from the CD directory to your hard disk. Be sure to use a hard disk directory that is a accessible by all users who should work with the board.

First time load of the driver

The linux driver is shipped as the loadable module spc.o. The driver includes all Spectrum PCI, PXI and CompactPCI boards. The boards are recognized automatically after driver loading.Load the driver with the insmod command:

linux:~ # insmod spc.o

The insmod command may generate a warning that the driver module was compiled for another kernel version. In that case you may try to load the driver module with the force parameter and test the board very carefully.

linux:~ # insmod -f spc.o

If the kernel module could not be loaded in your linux installation it is necessary to compile the driver directly on your system. Please contactSpectrum to get the needed source files including the compilation description. Depending on the used linux distribution the insmod command generates a message telling the driver version and the board types and serial numbers that have been found. If your distribution does not show this message it is possible to view them with the dmesg command:

```
linux:~ # dmesg
... some other stuff
spc driver version: 3.07 build 0
sp0: MI.3020 sn 01234
```

In the example we show you the output generated by a MI.3020. All other board types are similar to this output but showing the correct board type.

Udev support

Starting with driver version 3.21 build 1548 the driver natively supports udev. Once the driver is loaded it automatically generates the device nodes under /dev. The cards are automatically named to /dev/spc0, /dev/spc1, ... If udev is installed on your system the following two installtion steps are not necessary to be made manually. You may use all the standard naming and rules that are available with udev.

Examine the major number of the driver

For accessing the device driver it is necessary to know the major number of the device. This number is listed in the /proc/devices list. The device driver is called "spec" in this list. Normally this number is 254 but this depends on the device drivers that have been installed before.

```
linux:~ # cat /proc/devices
Character devices:
...
171 ieee1394
180 usb
188 ttyUSB
254 spec
Block devices:
1 ramdisk
2 fd
...
```

Installing the device

You connect a device to the driver with the mknod command. The major number is the number of the driver as shown in the last step, the minor number is the index of the board starting with 0. This step must only be done once for the system where the boards are installed in. The device will remain in the file structure even if the board is de-installed from the system.

The following command makes a device for the first Spectrum board the driver has found:

linux:~ # mknod /dev/spc0 c 254 0

Make sure that the users who work with the driver have full rights access for the device. Therefore you should give all persons all rights to the device:

linux:~ # chmod a+w /dev/spc0

Now it is possible to access the board using this device.

Driver info

Information about the installed boards could be found in the /proc/spectrum file. All PCI, PXI and CompactPCI boards show the basic information found in the EEProm there. This is an example output generated by a MI.3020:

```
linux:~ # cat /proc/spectrum
Spectrum driver information
Driver Version: 3.07 build 0
Board#0: MI.3020
serial number: 01234
production month: 05/2004
version: 9.6
samplerate: 100 MHz
installed memory: 16 MBytes
```

Automatic load of the driver


It is necessary to load the kernel driver module after each start of the system before using the boards. Therefore you may add the "insmod spc.o" command in one of the start-up files. Or you may load the kernel driver module manually whenever you need access to the board.

<u>Software</u>

This chapter gives you an overview about the structure of the drivers and the software, where to find and how to use the examples. It detailed shows how the drivers are included under different programming languages and where the differences are when calling the driver functions from different programming languages.

This manual only shows the use of the standard driver API. For further information on programming drivers for third-party software like LabVIEW, MATLAB (and on request DASYLab or VEE) an additional manual can be found on the CD delivered with the card.


Software Overview



The Spectrum drivers offer you a common and fast API for using all of the board hardware features. This API is nearly the same on all operating systems. Based on this API one can write your own programs using any programming language that can access the driver API. This manual detailed describes the driver API allowing you to write your own programs.

The optional drivers for third-party products like LabVIEW or DASYLab are also based on this API. The special functionality of these drivers is not subject of this manual and is described on separate manuals delivered with the driver option.

Accessing the cards with SBench 6



After the installation of the cards and the drivers it can be useful to first test the card function with a ready to run software before starting with programming. A base version of SBench 6 is delivered with the card on CD also including a 30 starts Professional demo version. If you already have bought a card prior to the first SBench 6 release please contact your local dealer to get a SBench 6 Professional demo version.

SBench 6 supports all actual acquisition cards from Spectrum. Depending on the used card and the software setup, one can use SBench as a digital storage oscilloscope, a spectrum analyzer, a logic analyzer or simply as a data recording front end. Different export and import formats allow the use of SBench 6 together with a variety of other programs.

On the CD you'll find an install version of SBench 6 in the directory /Install/SBench6. The current version of SBench 6 can be down loaded free of charge directly from the Spectrum website http://www.spectrum-instrumentation.com. Please go to the download section and get the latest version there.

SBench 6 has been designed to run under Windows 2000, Windows XP, Windows Vista, Windows 7 and Windows 8 as well as Linux using KDE or Gnome Desktop.

C/C++ Driver Interface

C/C++ is the main programming language for which the drivers have been build up. Therefore the interface to C/C++ is the best match. All the small examples of the manual showing different parts of the hardware programming are done with C.

Header files

The basic task before using the driver is to include the header files that are delivered on CD together with the board. The header files are found in the directory /Driver/header_c. Please don't change them in any way because they are updated with each new driver version to include the new registers and new functionality.

dlltyp.h	Includes the platform specific definitions for data types and function declarations. All data types are based on this definitions. The use of this typ definition file allows the use of examples and programs on different platforms without changes to the program source.
regs.h	Defines all registers and commands which are used in the Spectrum driver for the different boards. The registers a board uses are described in the board spe- cific part of the documentation.
spectrum.h	Defines the functions of the driver. All definitions are taken from the file dlltyp.h. The functions itself are described below.
spcerr.h	Lists all and describes all error codes that can be given back by any of the driver functions. The error codes and their meaning are described in detail in the appendix of this manual.
errors.h	Only there for backward compatibility with older program versions. Please use speer, h instead,

Example for including the header files:

```
// ----- driver includes -----
#include "../c_header/dlltyp.h"
#include "../c_header/spectrum.h"
#include "../c_header/regs.h"
```

Microsoft Visual C++

Include Driver

The driver files can be easily included in Microsoft C++ by simply using the library file that is delivered together with the drivers. The library file can be found on the CD in the path /Examples/vc/c_header. Please include the library file Spectrum.lib in your Visual C++ project. All functions described below are now available in your program.

<u>Examples</u>

Examples can be found on CD in the path /Examples/vc. There is one subdirectory for each board family. You'll find board specific examples for that family there. The examples are bus type independent. As a result that means that the MI30xx directory contains examples for the MI.30xx, the MC.30xx and the MX.30xx families. The example directories contain a running project file for Microsoft Visual C++ that can be directly loaded and compiled.

There are also some more board independent examples in the directory MIxxxx. These examples show different aspects of the boards like programming options or synchronization and have to be combined with one of the board specific example.

Borland C++ Builder

Include Driver

The driver files can be easily included in Borland C++ Builder by simply using the library file that is delivered together with the drivers. The library file can be found on the CD in the path /Examples/vc/c_header. Please include the library file spclib_bcc.lib in your Borland C++ Builder project. All functions described below are now available in your program.

Examples

The Borland C++ Builder examples share the sources with the Visual C++ examples. Please see above chapter for a more detailed documentation of the examples. In each example directory are project files for Visual C++ as well as Borland C++ Builder.

Linux Gnu C

Include Driver

The interface of the linux drivers is a little bit different from the windows interface. To make the access easier and to have more similar examples we added an include file that re maps the standard driver functions to the linux specific functions. This include file is found in the path / Examples/linux/spcioctl.inc. All examples are based on this file.

Example for including Linux driver:

```
// ----- driver includes -----
#include "../c_header/dlltyp.h"
#include "../c_header/regs.h"
#include "../c_header/spcerr.h"
// ----- include the easy ioctl commands from the driver -----
#include "../c_header/spcioctl.inc"
```

Examples

Examples can be found on CD in the path /Examples/linux. There is one subdirectory for each board family. You'll find board specific examples for that family there. The examples are bus type independent. As a result that means that the MI30xx directory contains examples for the MI.30xx, the MC.30xx and the MX.30xx families. The examples are simple one file programs and can be compiled using the Gnu C compiler gcc. It's not necessary to use a makefile for them.

Other Windows C/C++ compilers

Include Driver

To access the driver, the driver functions must be loaded from the driver dll. This can be easily done by standard windows functions. There is one example in the directory /Examples/other that shows the process. After loading the functions from the dll one can proceed with the examples that are given for Microsoft Visual C++.

Example of function loading:

```
// definition of external function that has to be loaded from DLL
typedef int16 (SPCINITPCIBOARDS) (int16* pnCount, int16* pnPCIVersion);
typedef int16 (SPCSETPARAM)
                                   (int16 nNr, int32 lReg, int32 lValue);
typedef int16 (SPCGETPARAM)
                                   (int16 nNr, int32 lReg, int32* plValue);
SPCINITPCIBOARDS* pfnSpcInitPCIBoards;
SPCSETPARAM*
                   pfnSpcSetParam;
SPCGETPARAM*
                  pfnSpcGetParam;
// ----- Search for dll -----
hDLL = LoadLibrary ("spectrum.dll");
       -- Load functions from DLL -
pfnSpcInitPCIBoards = (SPCINITPCIBOARDS*) GetProcAddress (hDLL, "SpcInitPCIBoards");
                                             GetProcAddress (hDLL, "SpcSetParam");
GetProcAddress (hDLL, "SpcGetParam");
pfnSpcSetParam =
                        (SPCSETPARAM*)
pfnSpcGetParam =
                        (SPCGETPARAM*)
```

National Instruments LabWindows/CVI

Include Drivers

To use the Spectrum driver under LabWindows/CVI it is necessary to first load the functions from the driver dll. This is more or less similar to the above shown process with the only difference that LabWindows/CVI uses it's own library handling functions instead of the windows standard functions.

Example of function loading under LabWindows/CVI:

```
// ----- load the driver entries from the DLL -----
DriverId = LoadExternalModule ("spectrum.lib");
// ----- Load functions from DLL -----
SpcInitPCIBoards = (SPCINITPCIBOARDS*) GetExternalModuleAddr (DriverId, "SpcInitPCIBoards", &Status);
SpcSetParam = (SPCSETPARAM*) GetExternalModuleAddr (DriverId, "SpcSetParam", &Status);
SpcGetParam = (SPCGETPARAM*) GetExternalModuleAddr (DriverId, "SpcGetParam", &Status);
```

Examples

Examples for LabWindows/CVI can be found on CD in the directory /Examples/cvi. Theses examples show mainly how to include the driver in a LabWindows/CVI environment and don't use any special functions of the boards. The examples have to be merged with the standard windows examples described under Visual C++.

Driver functions

The driver contains five functions to access the hardware.

Function SpcInitPCIBoard

This function initializes all installed PCI, PXI and CompactPCI boards. The boards are recognized automatically. All installation parameters are read out from the hardware and stored in the driver. The number of PCI boards will be given back in the value Count and the version of the PCI bus itself will be given back in the value PCIVersion.

Function SpcInitPCIBoards:

int16 SpcInitPCIBoards (int16* count, int16* PCIVersion);

Under Linux this function is not available. Instead one must open and close the driver with the standard file functions open and close. The functionality behind this function is the same as the SpcInitPCIBoards function.

Using the Driver under Linux:

```
hDrv = open ("/dev/spc0", O_RDWR);
...
close (hDrv);
```

Function SpcSetParam

All hardware settings are based on software registers that can be set by the function SpcSetParam. This function sets a register to a defined value or executes a command. The board must first be initialized. The available software registers for the driver are listed in the board specific part of the documentation below.

The value "nr" contains the index of the board that you want to access, the value "reg" is the register that has to be changed and the value "value" is the new value that should be set to this software register. The function will return an error value in case of malfunction.

Function SpcSetParam

int16 SpcSetParam (int16 nr, int32 reg, int32 value);

Under Linux the value "nr" must contain the handle that was retrieved by the open function for that specific board. The values is then not of the type "int16" but of the type "handle".

Function SpcGetParam

The function SpcGetParam reads out software registers or status information. The board must first be initialized. The available software registers for the driver are listed in the board specific part of the documentation below.

The value "nr" contains the index of the board that you want to access, the value "reg" is the register that has to be read out and the value "value" is a pointer to a value that should contain the read parameter after function call. The function will return an error value in case of malfunction.

Function SpcGetParam

int16 SpcGetParam (int16 nr, int32 reg, int32* value);

<u>Under Linux the value "nr" must contain the handle that was given back by the open function of that specific board. The values is then not of the type "int16" but of the type "handle".</u>





Function SpcSetAdr

This function is only available under Linux. It is intended to program one of the FIFO buffer addresses to the driver. Depending on the platform (32 bit or 64 bit) the address parameter has a matching pointer size of 32 bit or 64 bit. This function can be used with Linux 32 bit as well as Linux 64 bit installations. The function was implemented with driver version 3.18 and is not available with prior driver versions. Please be sure to use the matching spcioctl.inc file including this function declaration.

Function SpcSetAdr

int16 SpcSetParam (drv_handle hDrv, int32 lReg, void* pvAdr);

Function SpcGetAdr

This function is only available under Linux. It is intended to read out one of the FIFO buffer addresses from the driver. Depending on the platform (32 bit or 64 bit) the address parameter has a matching pointer size of 32 bit or 64 bit. This function can be used with Linux 32 bit as well as Linux 64 bit installations. The function was implemented with driver version 3.18 and is not available with prior driver versions. Please be sure to use the matching spcioctl.inc file including this function declaration.

Function SpcGetAdr

int16 SpcGetAdr (drv_handle hDrv, int32 lReg, void** ppvAdr);

Function SpcSetData

Writes data to the board for a specific memory channel. The board must first be initialized. The value "nr" contains the index of the board that you want to access, the "ch" parameter contains the memory channel. "start" and "len" define the position of data to be written. "data" is a pointer to the array holding the data. The function will return an error value in case of malfunction.

This function is only available on generator or i/o boards. The function is not available on acquisition boards.

Function SpcSetData (Windows)

int16 SpcSetData (int16 nr, int16 ch, int32 start, int32 len, dataptr data);

Under Linux the additional parameter nBytesPerSample must be used for this function. For all boards with 8 bit resolution the parameter is "1", for all boards with 12, 14 or 16 bit resolution this parameter has to be "2". Under Linux the value "hDrv" must contain the handle that was given back by the open function of that specific board. Under Linux the return value is not an error code but the number of bytes that has been written.

Function SpcSetData (Linux)

int32 SpcSetData (int hDrv, int32 lCh, int32 lStart, int32 lLen, int16 nBytesPerSample, dataptr pvData)

Function SpcGetData

Reads data from the board from a specific memory channel. The board must first be initialized. The value "nr" contains the index of the board that you want to access, the "ch" parameter contains the memory channel. "start" and "len" define the position of data to be read. "data" is a pointer to the array that should hold the data. The function will return an error value in case of malfunction.

This function is only available on acquisition or i/o boards. The function is not available on generator boards.

Function SpcGetData

int16 SpcGetData (int16 nr, int16 ch, int32 start, int32 len, dataptr data);

Under Linux the additional parameter nBytesPerSample must be used for this function. For all boards with 8 bit resolution the parameter is "1", for all boards with 12, 14 or 16 bit resolution this parameter has to be "2", when reading timestamps this parameter has to be "8". Under Linux the value "hDrv" must contain the handle that was given back by the open function of that specific board. Under Linux the return value is not an error code but is the number of bytes that has been read.

Function SpcGetData (Linux)

int32 SpcGetData (int hDrv, int32 1Ch, int32 1Start, int32 1Len, int16 nBytesPerSample, dataptr pvData)

Delphi (Pascal) Programming Interface

Type definition

All Spectrum driver functions are using pre-defined variable types to cover different operating systems and to use the same driver interface for all programming languages. Under Delphi it is necessary to define these types once. This is also shown in the examples delivered on CD.

Delphi type definition:

```
type
  int8
             shortint;
 pint8
          = ^shortint;
  int16
             smallint;
            ^smallint;
 pint16
  int32
             longint;
 pint32
          _
            ^longint;
             array[1..MEMSIZE] of smallint;
  data
 dataptr
          = ^data;
```

In the example shown above the size of data is defined to "smallint". This definition is only valid for boards that have a sample resolution of 12, 14 or 16 bit. On 8 bit boards this has to be a "shortint" type.



Include Driver

To include the driver functions into delphi it is necessary to first add them to the implementation section of the program file. There the name of the function and the location in the dll is defined:

Driver implementation:

```
function SpcSetData (nr,ch:int16; start,len:int32; data:dataptr): int16; cdecl; external 'SPECTRUM.DLL';
function SpcGetData (nr,ch:int16; start,len:int32; data:dataptr): int16; cdecl; external 'SPECTRUM.DLL';
function SpcSetParam (nr:int16; reg,value: int32): int16; cdecl; external 'SPECTRUM.DLL';
function SpcGetParam (nr:int16; reg.value: pint32): int16; cdecl; external 'SPECTRUM.DLL';
function SpcInitPCIBoards (count,PCIVersion: pint16): int16; cdecl; external 'SPECTRUM.DLL';
```

Examples

Examples for Delphi can be found on CD in the directory /Examples/delphi. There is one subdirectory for each board family. You'll find board specific examples for that family there. The examples are bus type independent. As a result that means that the MI30xx directory contains examples for the MI.30xx, the MC.30xx and the MX.30xx families. The example directories contain a running project file for Borland Delphi that can be directly loaded and compiled.

Driver functions

The driver contains five functions to access the hardware.

Function SpcInitPCIBoard

This function initializes all installed PCI, PXI and CompactPCI boards. The boards are recognized automatically. All installation parameters are read out from the hardware and stored in the driver. The number of PCI boards will be given back in the value Count and the version of the PCI bus itself will be given back in the value PCIVersion.

Function SpcSetParam

All hardware settings are based on software registers that can be set by the function SpcSetParam. This function sets a register to a defined value or executes a command. The board must first be initialized. The available software registers for the driver are listed in the board specific part of the documentation below.

The value "nr" contains the index of the board that you want to access, the value "reg" is the register that has to be changed and the value "value" is the new value that should be set to this software register. The function will return an error value in case of malfunction.

Function SpcGetParam

The function SpcGetParam reads out software registers or status information. The board must first be initialized. The available software registers for the driver are listed in the board specific part of the documentation below.

The value "nr" contains the index of the board that you want to access, the value "reg" is the register that has to be read out and the value "value" is a pointer to a value that should contain the read parameter after function call. The function will return an error value in case of malfunction.

Function SpcSetData

Writes data to the board for a specific memory channel. The board must first be initialized. The value "nr" contains the index of the board that you want to access, the "ch" parameter contains the memory channel. "start" and "len" define the position of data to be written. "data" is a pointer to the array holding the data. The function will return an error value in case of malfunction.

This function is only available on generator or i/o boards. The function is not available on acquisition boards.

Function SpcGetData

Reads data from the board from a specific memory channel. The board must first be initialized. The value "nr" contains the index of the board that you want to access, the "ch" parameter contains the memory channel. "start" and "len" define the position of data to be read. "data" is a pointer to the array that should hold the data. The function will return an error value in case of malfunction.



This function is only available on acquisition or i/o boards. The function is not available on generator boards.

Visual Basic Programming Interface

The Spectrum boards can be used together with Microsoft Visual Basic as well as with Microsoft Visual Basic for Applications. This allows per example the direct access of the hardware from within Microsoft Excel. The interface between the programming language and the driver is the same for both.

Include Driver

To include the driver functions into Basic it is necessary to first add them to the module definition section of the program file. There the name of the function and the location in the dll is defined:

Module definition:

```
Public Declare Function SpcInitPCIBoards Lib "SpcStdNT.dll" Alias "_SpcInitPCIBoards@8" (ByRef Count As Integer,
ByRef PCIVersion As Integer) As Integer
Public Declare Function SpcInitBoard Lib "SpcStdNT.dll" Alias "_SpcInitBoard@8" (ByVal Nr As Integer, ByVal Typ
As Integer) As Integer
Public Declare Function SpcGetParam Lib "SpcStdNT.dll" Alias "_SpcGetParam@12" (ByVal BrdNr As Integer, ByVal
RegNr As Long, ByRef Value As Long) As Integer
Public Declare Function SpcGetParam Lib "SpcStdNT.dll" Alias "_SpcGetParam@12" (ByVal BrdNr As Integer, ByVal
RegNr As Long, ByVal Value As Long) As Integer
Public Declare Function SpcGetData@ Lib "SpcStdNT.dll" Alias "_SpcGetData@20" (ByVal BrdNr As Integer, ByVal
Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Byte) As Integer
Public Declare Function SpcSetData@ Lib "SpcStdNT.dll" Alias "_SpcSetData@20" (ByVal BrdNr As Integer, ByVal
Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Byte) As Integer
Public Declare Function SpcSetData@ Lib "SpcStdNT.dll" Alias "_SpcGetData@20" (ByVal BrdNr As Integer, ByVal
Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Byte) As Integer
Public Declare Function SpcGetData16 Lib "SpcStdNT.dll" Alias "_SpcGetData@20" (ByVal BrdNr As Integer, ByVal
Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Integer) As Integer
Public Declare Function SpcSetData16 Lib "SpcStdNT.dll" Alias "_SpcSetData@20" (ByVal BrdNr As Integer, ByVal
Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Integer) As Integer
Public Declare Function SpcSetData16 Lib "SpcStdNT.dll" Alias "_SpcSetData@20" (ByVal BrdNr As Integer, ByVal
Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Integer) As Integer
```

The module definition is already done for the examples and can be found in the Visual Basic examples directory. Please simply use the file declnt.bas.

Visual Basic Examples

Examples for Visual Basic can be found on CD in the directory /Examples/vb. There is one subdirectory for each board family. You'll find board specific examples for that family there. The examples are bus type independent. As a result that means that the MI30xx directory contains examples for the MI.30xx, the MC.30xx and the MX.30xx families. The example directories contain a running project file for Visual Basic that can be directly loaded.

VBA for Excel Examples

Examples for VBA for Excel can be found on CD in the directory /Examples/excel. The example here simply show the access of the driver and make a very small demo acquisition. It is necessary to combine these examples with the Visual Basic examples to have full board functionality.

Driver functions

The driver contains five functions to access the hardware.

Function SpcInitPCIBoard

This function initializes all installed PCI, PXI and CompactPCI boards. The boards are recognized automatically. All installation parameters are read out from the hardware and stored in the driver. The number of PCI boards will be given back in the value Count and the version of the PCI bus itself will be given back in the value PCIVersion.

Function SpcInitPCIBoard:

Function SpcInitPCIBoards (ByRef Count As Integer, ByRef PCIVersion As Integer) As Integer

Function SpcSetParam

All hardware settings are based on software registers that can be set by the function SpcSetParam. This function sets a register to a defined value or executes a command. The board must first be initialized. The available software registers for the driver are listed in the board specific part of the documentation below.

The value "nr" contains the index of the board that you want to access, the value "reg" is the register that has to be changed and the value "value" is the new value that should be set to this software register. The function will return an error value in case of malfunction.

Function SpcSetParam:

Function SpcSetParam (ByVal BrdNr As Integer, ByVal RegNr As Long, ByVal Value As Long) As Integer

Function SpcGetParam

The function SpcGetParam reads out software registers or status information. The board must first be initialized. The available software registers for the driver are listed in the board specific part of the documentation below.

The value "nr" contains the index of the board that you want to access, the value "reg" is the register that has to be read out and the value "value" is a pointer to a value that should contain the read parameter after function call. The function will return an error value in case of malfunction.

Function SpcGetParam:

Function SpcGetParam (ByVal BrdNr As Integer, ByVal RegNr As Long, ByRef Value As Long) As Integer

Function SpcSetData

Writes data to the board for a specific memory channel. The board must first be initialized. The value "nr" contains the index of the board that you want to access, the "ch" parameter contains the memory channel. "start" and "len" define the position of data to be written. "data" is a pointer to the array holding the data. The function will return an error value in case of malfunction.

Function SpcSetData:

Function SpcSetData8 (ByVal BrdNr As Integer, ByVal Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Byte) As Integer

Function SpcSetData16 (ByVal BrdNr As Integer, ByVal Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Integer) As Integer



It is necessary to select the function with the matching data width from the above mentioned data write functions. Use the SpcSetData8 function for boards with 8 bit resolution and use the SpcSetData16 function for boards with 12, 14 and 16 bit resolution.

This function is only available on generator or i/o boards. The function is not available on acquisition boards.

Function SpcGetData

Reads data from the board from a specific memory channel. The board must first be initialized. The value "nr" contains the index of the board that you want to access, the "ch" parameter contains the memory channel. "start" and "len" define the position of data to be read. "data" is a pointer to the array that should hold the data. The function will return an error value in case of malfunction.

Function SpcGetData:

Function SpcGetData8 (ByVal BrdNr As Integer, ByVal Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Byte) As Integer

Function SpcGetDatal6 (ByVal BrdNr As Integer, ByVal Channel As Integer, ByVal Start As Long, ByVal Length As Long, ByRef data As Integer) As Integer



It is necessary to select the function with the matching data width from the above mentioned data read functions. Use the SpcGetData8 function for boards with 8 bit resolution and use the SpcGetData16 function for boards with 12, 14 and 16 bit resolution.



This function is only available on acquisition or i/o boards. The function is not available on generator boards.


Programming the Board

Overview

The following chapters show you in detail how to program the different aspects of the board. For every topic there's a small example. For the examples we focussed on Visual C++. However as shown in the last chapter the differences in programming the board under different programming languages are marginal. This manual describes the programming of the whole hardware family. Some of the topics are similar for all board versions. But some differ a little bit from type to type. Please check the given tables for these topics and examine carefully which settings are valid for your special kind of board.

Register tables

The programming of the boards is totally software register based. All software registers are described in the following form:



If no constants are given below the register table, the dedicated register is used as a switch. All such registers are activated if written with a "1" and deactivated if written with a "0".


Programming examples

In this manual a lot of programming examples are used to give you an impression on how the actual mentioned registers can be set within your own program. All of the examples are located in a seperated colored box to indicate the example and to make it easier to differ it from the describing text.

All of the examples mentioned throughout the manual are basically written using the Visual C++ compiler for Windows. If you use Linux there are some changes in the funtion's parameter lists as mentioned in the relating software chapter.

To keep the examples as compatible as possible for users of both operational systems (Windows and Linux) all the functions that contain either a board number (Windows) or a handle (Linux) use the common parameter name 'hDrv'. Windows users simply have to set the parameter to the according board number (as the example below is showing), while Linux users can easily use the handle that is given back for the according board by the initialization function.

	1	٠	1	
-	1		7	-
-	١.	2	2	~
	ų	,	1	



Error handling

If one action caused an error in the driver this error and the register and value where it occurs will be saved.

The driver is then locked until the error is read out using the SPC_LASTERRORCODE function. All other functions will lead to the same errorcode unless the error is cleared by reading SPC_LASTERRORCODE.

This means as a result that it is not necessary to check each driver call for an error but to check for an error before the board is started to see whether all settings have been valid.

By reading all the error information one can easily examine where the error occured. The following table shows all the error related registers that can be read out.

Register	Value	Direction	Description
SPC_LASTERRORCODE	999999	r	Error code of the last error that occured. The errorcodes are found in spcerr.h. If this register is read, the driver will be unlocked.
SPC_LASTERRORREG	999998	r	Software register that causes the error.
SPC_LASTERRORVALUE	999997	r	The value that has been written to the faulty software register.



The error codes are described in detail in the appendix. Please refer to this error description and the description of the software register to examine the cause for the error message.

Example for error checking:

```
SpcSetParam (hDrv, SPC_MEMSIZE, -345); // faulty command
if (SpcSetParam (hDrv, SPC_COMMAND, SPC_START) != ERR_OK) // try to start and check for an error
{
    SpcGetParam (hDrv, SPC_LASTERRORCODE, &lerrorCode); // read out the error information
    SpcGetParam (hDrv, SPC_LASTERRORREG, &lerrorReg);
    SpcGetParam (hDrv, SPC_LASTERRORVALUE, &lerrorValue);
    printf ("Error %d when writing Register %d with Value %d !\n", lerrorCode, lerrorReg, &lerrorValue);
    }
```

This short program then would generate a printout as:

Error 101 when writing Register 10000 with Value -345 !

Initialization

Starting the automatic initialization routine

Before you can access the boards in your program, you have to initialize them first. Therefore the Spectrum function SpcInitPCIBoards is used. If it is called, all Spectrum boards in the host system are initialized automatically. If no errors occured during the initialization, the returned value is 0 (ERR_OK). In any other cases something has gone wrong. Please see appendix for explanations of the different error codes.

If the process of initializing the boards was successful, the function returns the total number of Spectrum boards that have been found in your system. The third return value is the revision of the PCI Bus, the Spectrum boards are installed in.

The following example shows how to start the initialization of the board and check for errors.

```
// ----- Initialization of PCI Bus Boards-----
if (SpcInitPCIBoards (&nCount, &nPCIBusVersion) != ERR_OK)
   return;
if (nCount == 0)
   {
   printf ("No Spectrum board found\n");
   return;
   }
```

PCI Register

These registers are set by the driver after the PCI initialization. The information is found in the on-board EEPROM, and can easily be read out by your own application software. All of the following PCI registers are read only. You get access to all registers by using the Spectrum function SpcGetParam with one of the following registers.

Register	Value	Direction	Description
SPC_PCITYP	2000	r	Type of board as listed in the table below.

One of the following values is returned, when reading this register.

Boardtype	Value hexade- zimal	Value dezimal
TYP_MX4911	24911h	149777
TYP_MX4931	24931h	149809
TYP_MX4963	24963h	149859

Hardware version

Since all of the MI, MC and MX boards from Spectrum are modular boards, they consist of one base board and one or two (only PCI and CompactPCI) piggy-back modules. This register SPC_PCIVERSION gives information about the revision of either the base board and the modules. Normally you do not need this information but if you have a support question, please provide the revision together with it.

Register	Value	Direction	Description
SPC_PCIVERSION	2010	r	Board revision: bit 158 show revision of the base card, bit 70 the revision of the modules

If your board has a piggy-back expansion module mounted (MC und MI series boards only) you can get the hardwareversion with the following register.

Register	Value	Direction	Description
SPC_PCIEXTVERSION	2011	r	Board's expansion module hardware revision as integer value.

Date of production

This register informs you about the production date, which is returned as one 32 bit longword. The upper word is holding the information about the year, while the lower byte informs about the month. The second byte (counting from below) is not used. If you only need to know the production year of your board you have to mask the value accordingly. Normally you do not need this information, but if you have a support question, please provide the revision within.

Register	Value	Direction	Description
SPC_PCIDATE	2020	r	Production date: year in bit 3116, month in bit 70, bit 158 are not used

Serial number

This register holds the information about the serial number of the board. This numer is unique and should always be sent together with a support question. Normally you use this information together with the register SPC_PCITYP to verify that multiple measurements are done with the exact same board.

Register	Value	Direction	Description
SPC_PCISERIALNO	2030	r	Serial number of the board

Maximum possible sample rate

This register gives you the maximum possible samplerate the board can run however. The information provided here does not consider any restrictions in the maximum speed caused by special channel settings. For detailed information about the correlation between the maximum samplerate and the number of activated chanels please refer th the according chapter.

Register	Value	Direction	Description
SPC_PCISAMPLERATE	2100	r	Maximum samplerate in Hz as a 32 bit integer value

Installed memory

This register returns the size of the installed on-board memory in bytes as a 32 bit integer value. If you want to know the ammount of samples you can store, you must regard the size of one sample of your Spectrum board. All 8 bit boards can store only sample per byte, while all other boards with 12, 14 and 16 bit use two bytes to store one sample.

Register	Value	Direction	Description
SPC_PCIMEMSIZE	2110	r	Instaleld memory in bytes as a 32 bit integer value

The following example is written for a "two bytes" per sample board (12, 14 or 16 bit board).

SpcGetParam (hDrv, SPC_PCIMEMSIZE, &lInstMemsize); printf ("Memory on board: %ld MBytes (%ld MSamples)\n", lInstMemsize /1024 / 1024, lInstMemsize /1024 / 1024 /2);

Installed features and options

The SPC_PCIFEATURES register informs you about the options, that are installed on the board. If you want to know about one option being installed or not, you need to read out the 32 bit value and mask the interesting bit.

Register	Value	Direction	Description	
SPC_PCIFEATURES	2120	r	PCI feature register. Holds the installed features and options as a bitfield, so the return value must be masked with one of the masks below to get information about one certain feature.	
PCIBIT_MULTI	1	Is set if the Op	tion Multiple Recording / Multiple Replay is installed.	
PCIBIT_DIGITAL	2	Is set if the Op	ation Digital Inputs / Digital Outputs is installed.	
PCIBIT_GATE	32	Is set if the Op	tion Gated Sampling / Gated Replay is installed.	
PCIBIT_SYNC	512	Is set if the Op use. Boards w	Is set if the Option Synchronization is installed for that certain board, regardless what kind of synchronization you use. Boards without this option cannot be synchronized with other boards.	
PCIBIT_TIMESTAMP	1024	Is set if the Op	tion Timestamp is installed.	
PCIBIT_STARHUB	2048	Is set on the be mentioned abo cascading opt	oard, that carrys the starhub piggy-back module. This flag is set in addition to the PCIBIT_SYNC flag ove. If on no synchronized board the starhub option is installed, the boards are synchronized with the ion.	
PCIBIT_XIO	8192	Is set if the Op	tion Extra I/O is installed.	
PCIBIT_AMPLIFIER	16384	Arbitrary Wav	reform Generators only: card has additional set of calibration values for amplifier card	

The following example demonstrates how to read out the information about one feature.

SpcGetParam (hDrv, SPC_PCIFEATURES,	<pre>&lFeatures);</pre>
if (lFeatures & PCIBIT_DIGITAL) printf("Option digital inputs is	installed on your board");

Used interrupt line

This register holds the information of the actual used interrupt line for the board. This information is sometimes more easy in geting the interrupt line of one specific board then using the hardware setups of your operating system.

Register	Value	Direction	Description
SPC_PCIINTERRUPT	2300	r	The used interrupt line of the board.

Used type of driver

This register holds the information about the driver that is actually used to access the board. Although most users will use the boards within a Windows system and most Windows users will use the WDM driver, it can be sometimes necessary of knowing the type of driver.

Register	r	Value	Direction Description	
SPC_GET	DRVTYPE	1220	r	Gives information about what type of driver is actually used
	DRVTYP_DOS	0	DOS driver is u	used
	DRVTYP_LINUX	1	Linux driver is used	
	DRVTYP_VXD	2	Windows VXD driver is used (only Windows 95)	
	DRVTYP_NTLEGACY	3	Windows NT Legacy driver is used (only Windows NT)	
	DRVTYP_WDM	4	Windows WDM driver is used (only Windows 98/ME/2000/XP). This is the most common Windows driver.	

Driver version

This register informs Windows users about the actual used driver DLL. This information can also be obtained from the device manager. Please refer to the "Driver Installation" chapter. Linux users will get the revision of their kernel driver instead, because linux does not use any DLL.

Register	Value	Direction	Description
SPC_GETDRVVERSION	1200	r	Gives information about the driver DLL version


Kernel Driver version

This register informs OS independent about the actual used kernel driver. Windows users can also get this information from the device manager. Plese refer to the "Driver Installation" chapter. Linux users can get the driver version by simply accessing the following register for the kernel driver.

Register	Value	Direction	Description
SPC_GETKERNELVERSION	1210	r	Gives information about the kernel driver version.

Example program for the board initialization

The following example is only an exerpt to give you an idea on how easy it is to initialize a Spectrum board.



Powerdown and reset

Every Spectrum board can be set to powerdown mode by software. In this mode the board is therefore consuming less power than in normal operation mode. The amount of saved power is board dependant. Please refer to the technical data section for details. The board can be set to normal mode again either by performing a reset as mentioned below or by starting the board as described in the according chapters later in this manual.

If the board is set to powerdown mode or a reset is performed the data in the on-board memory will be no longer valid and therefore cannot be read out or replayed again.

Performing a board reset or powering down the board can be easily done by the related board commands mentioned in the following table.

Register		Value	Direction Description	
SPC_COMM	AND	0	r/w Command register of the board.	
SP	C_POWERDOWN	30	Sets the board to powerdown mode. The data in the on-board memory is no longer valid and cannot be read out o replayed again. The board can be set to normal mode again by the reset command or by starting the boards.	
SP	C_RESET	0	A software and hardware reset is done for the board. All settings are set to the default values. The data in the board' on-board memory will be no longer valid.	

i.

Analog Inputs

Analog Inputs

Channel Selection

One key setting that influences all other possible settings is the channel enable register. An unique feature of the Spectrum boards is the possibility to program the number of channels you want to use. All on-board memory can then be used by these activated channels.

This description shows you the channel enable register for the complete board family. However your specific board may have less channels depending on the board type you purchased and did not allow you to set the maximum number of channels shown here.

Register	r	Value	Direction	Description	
SPC_CH	ENABLE	11000	read/write	Sets the channel enable information for the next board run.	
	CHANNEL0	1	Activates chan	Activates channel 0	
	CHANNEL1	2	Activates channel 1		
	CHANNEL2	4	Activates channel 2		
	CHANNEL3	8	Activates channel 3		

The channel enable register is set as a bitmap. That means one bit of the value corresponds to one channel to be activated. To activate more than one channel the values have to be combined by a bitwise OR.

Example showing how to activate 4 channels:

SpcSetParam (hDrv, SPC_CHENABLE, CHANNEL0 | CHANNEL1 | CHANNEL2 | CHANNEL3);

The following table shows all allowed settings for the channel enable register.

	Channels to activate					
Ch0	Ch1	Ch2	Ch3	Values to program	Value as hex	Value as decimal
Х				CHANNELO	1h	1
Х	Х			CHANNELO CHANNEL1	3h	3
Х	Х	Х	Х	CHANNELO CHANNEL1 CHANNEL2 CHANNEL3	Fh	15



Any channel activation mask that is not shown here is not valid. If programming another channel activation the driver automatically remaps this to the best matching activation mask. You can read out the channel enable register to see what channel activation mask the driver has set.

Reading out the channel enable register can be done directly after setting it or later like this:

SpcGetParam (hDrv, SPC_CHENABLE, &lActivatedChannels);
printf ("Activated channels bitmask is: %x\n", lActivatedChannels);

Important note on channels selection

As some of the manuals passages are used in more than one hardware manual most of the registers and channel settings throughout this handbook are described for the maximum number of possible channels that are available on one card of the actual series. There can be less channels on your actual type of board or bus-system. Please refer to the table(s) above to get the actual number of available channels.

Setting up the inputs

Input ranges

This analog acquisition board uses separate input amplifiers and converters on each channel. This gives you the possibility to set up the desired and concerning your application best suiting input range also separately for each channel. The input ranges can easily be set by the corresponding input registers. The table below shows the available input registers and possible standard ranges for your type of board. As there are also modified version available with different input ranges it is recommended to read out the currently available input ranges as shown later in this chapter.

Register	Value	Direction	Description
SPC_AMPO	30010	read/write	Defines the input range of channel0.
SPC_AMP1	30110	read/write	Defines the input range of channel1.
SPC_AMP2	30210	read/write	Defines the input range of channel2.
SPC_AMP3	30310	read/write	Defines the input range of channel3.

200	± 200 mV calibrated input range for the appropriate channel.
500	± 500 mV calibrated input range for the appropriate channel.
1000	± 1 V calibrated input range for the appropriate channel.
2000	± 2 V calibrated input range for the appropriate channel.
5000	± 5 V calibrated input range for the appropriate channel.
10000	± 10 V calibrated input range for the appropriate channel.

The different input ranges are set with the help of relais. These relais need a settling time if they are changed, so that the relais are fully set and didn't influence the signal when the board is started. The following table shows the related register to adjust the wait time. Any changes of the wait time below the default value should only be done after detailed tests of the boards behaviour. Setting lower values may be possible or may not be possible depending on the application that is done.

Register	Value	Direction	Description
SPC_RELAISWAITTIME	200700	read/write	Wait time in ms for relais settling before the start of the board. Default value is 50 ms.

If you want to know, how many different input ranges are available on the actual board per channel, you can easily read that information by using the read-only register shown in the table below.

Register	Value	Direction	Description
SPC_READIRCOUNT	3000	read	Informs about the number of the board's calibrated input ranges.

Additionally cou can read out the minimum and the maximum value of each input range as shown in the table below. The number of input ranges is read out with the above shown register.

Register	Value	Direction	Description
SPC_READRANGEMIN0	4000	read	Gives back the minimum value of input range 0 in mV.
SPC_READRANGEMIN1	4001	read	Gives back the minimum value of input range 1 in mV.
SPC_READRANGEMIN2	4002	read	Gives back the minimum value of input range 2 in mV.
		read	
SPC_READRANGEMAX0	4100	read	Gives back the maximum value of input range 0 in mV.
SPC_READRANGEMAX1	4101	read	Gives back the maximum value of input range 1 in mV.
SPC_READRANGEMAX2	4102	read	Gives back the maximum value of input range 2 in mV.
		read	

The following example reads out the number of available input ranges and reads and prints the minimum and maximum value of all input ranges.

```
SpcGetParam (hDrv, READIRCOUNT, &lNumberOfRanges);
for (i = 0; i < lNumberOfRanges; i++)
{
    SpcGetParam (hDrv, SPC_READRANGEMIN0 + i, &lMinimumInputRange);
    SpcGetParam (hDrv, SPC_READRANGEMAX0 + i, &lMaximumInputRange);
    printf ("Range %d: %d mV to %d mV\n", i, lMinimumInputRange, lMaximumInputRange);
}</pre>
```

Input offset

In most cases the external signals will not be symmetrically related to ground. If you want to acquire such asymmetrical signals, it is possible to use the smallest input range that matches the biggest absolute signal amplitude without exceeding the range.

The figure at the right shows this possibility. But in this example you would leave half of the possible resolution unused.

It is much more efficient if you shift the signal on-board to be as symmetrical as possible and to acquire it within the best possible range.

This results in a much better use of the converters resolution.


On this acquisition boards from Spectrum you have the possibility to adjust the input offset separately for each channel.


The example in the right figure shows signals with a range of ± 1.0 V that have offsets up to ± 1.0 V. So related to the desired input range these signals have offsets of ± 100 %.

For compensating such offsets you can use the offset register for each channel separately. If you want to compensate the +100 % offset of the outer left signal, you would have to set the offset to -100 % to compensate it.

As the offset levels are relatively to the related input range, you have to calculate and set your offset again when changing the input's range.

The table below shows the offset registers and the possible offset ranges for your specific type of board.





Register	Value	Direction	Description	Offset range
SPC_OFFS0	30000	read/write	Defines the input's offset and therfore shifts the input of channel0.	± 100 % in steps of 1 %
SPC_OFFS1	30100	read/write	Defines the input's offset and therfore shifts the input of channel1.	± 100 % in steps of 1 %
SPC_OFFS2	30200	read/write	Defines the input's offset and therfore shifts the input of channel2.	± 100 % in steps of 1 %
SPC_OFFS3	30300	read/write	Defines the input's offset and therfore shifts the input of channel3.	± 100 % in steps of 1 %

When writing a program that should run with different board families it is useful to just read-out the possible offset than can be programmed. You can use the following read only register to get the possible programmable offset range in percent

Register	Value	Direction	Description	
SPC_READOFFSMIN0	4200	read	Minimum programmable offset for input range 0 in percent	
SPC_READOFFSMAX0	4100 read		Maximum programmable offset for input range 0 in percent	
SPC_READOFFSMIN1	4201	read	Minimum programmable offset for input range 1 in percent	
SPC_READOFFSMAX1 4101		read	Maximum programmable offset for input range 1 in percent	

To give you an example how the registers of the input range and the input offset are to be used, the following example shows a setup to match all of the four signals in the second input offset figure to match the desired input range. Therefore every one of the four channels is set

to the input range of ± 1.0 V. After that the four offset settings are set exactely as the offsets to be compensated, but with the the opposite sign. The result is, that all four channels match perfectely to the choosen input range.

SpcSetParam (hDrv, SPC_AMPO ,	1000); // Set up channel0 to the range of \pm 1.0 V
SpcSetParam (hDrv, SPC_AMP1 ,	1000); // Set up channel1 to the range of \pm 1.0 V
SpcSetParam (hDrv, SPC_AMP2 ,	1000); // Set up channel2 to the range of \pm 1.0 V
SpcSetParam (hDrv, SPC_AMP3 ,	1000); // Set up channel3 to the range of \pm 1.0 V
SpcSetParam (hDrv, SPC_OFFS0, SpcSetParam (hDrv, SPC_OFFS1, SpcSetParam (hDrv, SPC_OFFS2, SpcSetParam (hDrv, SPC_OFFS3,	<pre>-100); // Set the input offset to get the signal symmetrically to 0.0 V -50); 50); 100);</pre>


Differential Inputs

In addition to the normal single-ended inputs this board is also equipped with true differential inputs. When using channels of the card in differential mode, two adjacent single-ended inputs are combined to one true-differential channel. The channel with the even number will be the input for the positive phase (+) and the channel with the next odd number will be used for the negative phase (-).

When the inputs are used in differential mode the A/D converter measures the difference between the two lines with regards to system ground. The connector for the positive signal (channel x) is used in single-ended and in differential mode, while the connector for the negative input (channel (x+1)) is used in differential mode for the negative phase.

Even in differential mode the inputs relate to system ground. The inputs are not isolated, so no connection to levels above the maximum input voltage is allowed !

The following drawing shows the difference (also in the meaning of the maximum amplitude) between single-ended and differential input:



As you can see in the block diagram mentioned earlier in this manual, the internal conversion from differential to single ended is done after the offset correction stage. As a result all the offset settings mentioned before can only be used with single-ended inputs.

You can change between single-ended and differential mode separately for every even input channel by setting the relating register shown in the following table:

Register	Value	Direction	Description
SPC_DIFF0	30040	r/w	Set channel 0 to differential mode using channel 1 as negative input. The default mode is single-ended.
SPC_DIFF2	30240	r/w	Set channel 2 to differential mode using channel 3 as negative input. The default mode is single-ended.

Automatic on-board calibration of the offset and gain settings

All of the channels are calibrated in factory before the board is shipped. These settings are stored in the on-board EEProm under the default settings.

To start the automatic offset and gain adjustment, simply write the register, mentioned in the following table. Because the adjustment of all the channels in all different input ranges can take up some time, it can be useful to adjust only the current input range to safe time.

When starting an automatic offset and gain adjustment the card internally disconnects all signals from the inputs, so that all connected analog sources can be plugged. The calibration can take up some time. All the internal settings of the driver are changed, while the automatic offset compensation is in progress.



Register		Value	Direction	Description
SPC_ADJ_AUTO	ADJ	50020	write	Performs the automatic offset and gain compensation in the driver either for all input ranges or only the actual.
ADJ_A	IL	0	Automatic offset adjustment for all input ranges.	

As all settings are temporarily stored in the driver, the automatically adjustment will only affect these values. After exiting your program, all calibration information will be lost. To give you a possibility to save your own settings, every Spectrum card has a set of settings that can be saved within the on-board EEPROM.

You can easily either save adjustment settings to the EEPROM with SPC_ADJ_SAVE or recall them with SPC_ADJ_LOAD. These two registers are shown in the table below. The values for these EEPROM access registers are the sets that can be stored within the EEPROM. The table below shows the EEPROM set, that is available for your board.

Register	•	Value	Direction Description	
SPC_ADJ_	LOAD	50000	write	Loads the specified set of settings from the EEPROM. The default settings are automatically loaded, when the driver is started.
		read	Reads out, what kind of settings have been loaded last.	
SPC_ADJ_	SPC_ADJ_SAVE 50		write	Stores the actual settings to the specified set in the EEPROM.
		read	Reads out, what kind of settings have been saved last.	
	ADJ_DEFAULT	0	Default settings, no user settings available	

If you want to make an offset and gain adjustment on all the channels and store the data to the ADJ_DEFAULT set of the EEPROM you can do this the way, the following example shows.

SpcSetParam (hDrv, SPC_ADJ_AUTOADJ,ADJ_ALL); // Activate offset/gain adjustment on all channelsSpcSetParam (hDrv, SPC_ADJ_SAVE,ADJ_DEFAULT); // and store values to DEFAULT set in the EEPROM

When working with a modified calibration setting instead of the default ones, you may need to restore your calibration settings with the help of the SPC_ADJ_LOAD register as the following example shows.


SpcSetParam (hDrv, SPC_ADJ_LOAD, ADJ_DEFAULT); // and load values to DEFAULT set in the EEPROM

Standard acquisition modes

General Information

The standard mode is the easiest and mostly used mode to acquire analog data with a Spectrum A/D board. In standard recording mode the board is working totally independant from the host system (in most cases a standard PC), after the board setup is done. The advantage of the Spectrum boards is that regardless to the system usage the board will sample with equidistant time intervals. The sampled and converted data is stored in the onboard memory and is held there for being read out after the acquisition. This mode allows sampling at very high conversion rates without the need to transfer the data into the memory of the host system at high speed. After the recording is done, the data can be read out by the user and is transfered via the PCI bus into PC memory.

This standard recording mode is the most common mode for all analog acquisition and oscilloscope boards. The data is written to a programmed amount of the onboard memory (memsize). That part of memory is used as a ringbuffer, and recording is done continuously until a triggerevent is detected. After the trigger event, a certain programmable amount of data is recorded (posttrigger) and then the recording finishes. Due to the continuously ringbuffer recording, there are also samples prior to the triggerevent in the memory (pretrigger).



When the board is started the pretrigger is filled up with data first. While doing this the board's trigger detection is not armed. If you use a huge pretrigger size and a slow sample rate it can take up some time after starting the board before a trigger event will be detected.

Programming

Memory, Pre- and Posttrigger

At first you have to define, how many samples are to be recorded at all and how many of them should be acquired after the triggerevent has been detected.

Register	Value	Direction	Description
SPC_MEMSIZE	10000	read/write	Sets the memory size in samples per channel.
SPC_POSTTRIGGER	10100	read/write	Sets the number of samples to be recorded after the trigger event has been detected.

You can access these settings by the registers SPC_MEMSIZE, which sets the total amount of data that is recorded, and the register SPC_POSTTRIGGER, that defines the number of samples to be recorded after the triggerevent has been detected. The size of the pretrigger results on the simple formula:

pretrigger = memsize - posttrigger

The maximum memsize that can be use for recording is of course limited by the installed amount of memory and by the number of channels to be recorded. The following table gives you an overview on the maximum memsize in relation to the installed memory.

Maximum memsize

ch0	ch 1	ch2	ch3	4911	4931	4963
х				1/1	1/1	1/1
х	х			1/2	1/2	1/2
x		x		1/2	1/2	1/2
x	x	x	x	1/4	1/4	1/4

How to read this table: If you have installed the standard amount of 32 MSample on your 4963 board and you want to record all four channels, you have a total maximum memory of 8 MSample * 1/4 = 8 MSample per channel for your data.

The maximum settings for the post counter are limited by the hardware, because the post counter has a limited range for counting. The settings depend on the number of activated channels, as the table below is showing.

Maximum posttrigger in MSamples

	ch0	ch 1	ch2	ch3	4911	4931	4963
Γ	х				128	128	128
	x	x			64	64	64
	x		x		64	64	64
L	x	х	х	x	32	32	32

The amount of memory that can be used either for the memsize and the postcounter values can only be set by certain steps. These steps are results of the internal memory organization. For this reason these steps also define the minimum size for the data memory and the postcounter. The values depend on the number of activated channels and on the type of board being used. The minimum stepsizes for setting up the memsize and the postcounter are shown in the table below.

Minimum memsize and posttrigger in samples

ch0	ch 1	ch2	ch3	4911	4931	4963
х				32	32	32
x	x			16	16	16
x		x		16	16	16
x	x	x	x	16	16	16

Stepsize of memsize and posttrigger in samples

	ch0	ch 1	ch2	ch3	4911	4931	4963
ľ	х				32	32	32
	x	x			16	16	16
	x		x		16	16	16
	x	x	x	x	8	8	8

Starting without interrupt (classic mode)

Command register

Registe	r	Value	Direction	Description
SPC_CO	MMAND	0	read/write	Command register of the board.
	SPC_START	10	Starts the boar	d with the current register settings.
	SPC_STOP	20	Stops the board manually.	

In this mode the board is started by writing the SPC_START value to the command register. All settings like for example the size of memory and postcounter, the number of activated channels and the trigger settings must have been programmed before. If the start command has been given, the setup data is transferred to the board and the board will start.

If your board has relays to switch between different settings a programmed time will be waited to prevent having the influences of the relays settling time in the signal. For additional information please first see the chapter about the relay settling time. You can stop the board at any time with the command SPC_STOP. This command will stop immediately.


Once the board has been started, it is running totally independent from the host system. Your program has full CPU time to do any calculations or display. The status register shown in the table below shows the current status of the board. The most simple programming loop is simply waiting for the status SPC_READY. This status shows that the board has stopped automatically.

The read only status register can be read out at any time, but it is mostly used for polling on the board's status after the board has been started. However polling the status will need CPU time.

Status register

Registe	r	Value	Direction	Description
SPC_STATUS		10	read	Status register, of the board.
	SPC_RUN	0	Indicates that the board has been started and is waiting for a triggerevent.	
	SPC_TRIGGER	10	Indicates that the board is running and a triggerevent has been detected.	
SPC_READY 20		Indicates that the board has stopped.		

The following shortened excerpt of a sample program gives you an example of how to start the board in classic mode and how to poll for the SPC_READY flag. It is assumed that all board setup has been done before.



Starting with interrupt driven mode

In contrast to the classic mode, the interrupt mode has no need for polling for the board's status. Starting your board in the interrupt driven mode does in the main not differ from the classic mode. But there has to be done some additional programming to prevent the program from hanging. The SPC_STARTANDWAIT command doesn't return until the board has stopped. Big advantage of this mode is that it doesn't waste any CPU time for polling. The driver is just waiting for an interrupt and the System has full CPU time for other jobs. To benefit from this mode it is necessary to set up a program with at least two different tasks: One for starting the board and to be blocked waiting for an interrupt. The other one to make any kind of calculations or display activities.

Command register

Registe	r	Value	Direction	Description
SPC_COMMAND 0 read/write Command register, of the board.		Command register, of the board.		
	SPC_STARTANDWAIT	11	Starts the board with the current register settings in the interrupt driven mode.	
	SPC_STOP	20	Stops the board manually.	


If the board is started in the interrupt mode the task calling the start function will not return until the board has finished. If no trigger event is found or the external clock is not present, this function will wait until the program is terminated from the taskmanager (Windows) or from another console (Linux).

To prevent the program from this deadlock, a second task must be used which can send the SPC_STOP signal to stop the board. Another possibility, that does not require the need of a second task is to define a timeout value.

Register	Value	Direction	Description
SPC_TIMEOUT	295130	read/write	Defines a time in ms after which the function SPC_STARTANDWAIT terminates itself. Writing a zero defines infinite wait

This is the easiest and safest way to use the interrupt driven mode. If the board started in the interrupts mode it definitely will not return until either the recording has finished or the timeout time has expired. In that case the function will return with an error code. See the appendix for details.

The following excerpt of a sample program gives you an example of how to start the board in the interrupt driven mode. It is assumed that all board setup has been done before.



An example on how to get a second task that can do some monitoring on the running task and eventually send the SPC_STOP command can be found on the Spectrum driver CD that has been shipped with your board. The latest examples can also be down loaded via our website at http://www.spectrum-instrumentation.com.

Data organization

<u>Normal mode</u>

In standard mode tha data is organized on the board in two memory channels, named memory channel 0 and memory channel 1. The data in memory is organized depending on the used channels and the type of board. This is a result of the internal hardware structure of the board.

Ch0	Ch1	Ch2	Ch3	Sampl	e orderi	ng in st	andard	mode o	n memo	ry char	inel 0
Х				A0	A1	A2	A3	A4	A5	A6	A7
Х	Х			A0	BO	A1	B1	A2	B2	A3	B3
Х		х		A0	C0	A1	C1	A2	C2	A3	C3
Х	Х	Х	Х	A0	BO	C0	D0	A1	B1	C1	D1

The samples are re-named for better readability. A0 is sample 0 of channel 0, C4 is sample 4 of channel 2, ...

Sample format

The 16 bit A/D samples are stored in twos complement in the 16 bit data word. 16 bit resolution means that data is ranging from - 32768...to...+32767. In standard mode the complete 16 bit contain the information of the A/D samples. If digital inputs are activated, depending on the digital mode these inputs are either stored in the upper bits or completely replace one A/D channel:

Bit	SPC_DIGITALMODE_OFF No digital bits are acquired	SPC_DIGITALMODE_4BIT A/D channel acquisition is reduced to 12 bit resolution	SPC_DIGITALMODE_2BIT A/D channel acquisition is reduced to 14 bit resolution	SPC_DIGITALMODE_CHREPLACE One A/D channel is completely replaced by 16 digital channels
D15	ADx Bit 15 (MSB)	Digital bit 3 of channel x	Digital bit 1 of channel x	Digital bit 15 (digital bit 31)
D14	ADx Bit 14	Digital bit 2 of channel x	Digital bit 0 of channel x	Digital bit 14 (digital bit 30)
D13	ADx Bit 13	Digital bit 1 of channel x	ADx Bit 15 (MSB)	Digital bit 13 (digital bit 29)
D12	ADx Bit 12	Digital bit 0 of channel x	ADx Bit 14	Digital bit 12 (digital bit 28)
D11	ADx Bit 11	ADx Bit 15 (MSB)	ADx Bit 13	Digital bit 11 (digital bit 27)
D10	ADx Bit 10	ADx Bit 14	ADx Bit 12	Digital bit 10 (digital bit 26)
D9	ADx Bit 9	ADx Bit 13	ADx Bit 11	Digital bit 9 (digital bit 25)
D8	ADx Bit 8	ADx Bit 12	ADx Bit 10	Digital bit 8 (digital bit 24)
D7	ADx Bit 7	ADx Bit 11	ADx Bit 9	Digital bit 7 (digital bit 23)
D6	ADx Bit 6	ADx Bit 10	ADx Bit 8	Digital bit 6 (digital bit 22)
D5	ADx Bit 5	ADx Bit 9	ADx Bit 7	Digital bit 5 (digital bit 21)
D4	ADx Bit 4	ADx Bit 8	ADx Bit 6	Digital bit 4 (digital bit 20)
D3	ADx Bit 3	ADx Bit 7	ADx Bit 5	Digital bit 3 (digital bit 19)
D2	ADx Bit 2	ADx Bit 6	ADx Bit 4	Digital bit 2 (digital bit 18)
D1	ADx Bit 1	ADx Bit 5	ADx Bit 3	Digital bit 1 (digital bit 17)
D0	ADx Bit O (LSB)	ADx Bit 4 (LSB)	ADx Bit 2 (LSB)	Digital bit 0 (digital bit 16)

Reading out the data with SpcGetData

The function SpcGetData enables you to read out the data that is stored in the on-board memory during any of the standard recording modes easily after the acquisition has finished. Depending on your operating system, the function is called with a different amount of parameters. Please refer to the relating chapter earlier in this manual. The examples in this section are written in Visual C++ for Windows, so the examples differ a little bit for the use with linux.

As the data is read out individually for every memory channel, it is important to know where the data has been stored. Please refer to the data organization section, to get the information you need first.

Assuming that you know the memory channel or channels that contain the acquired data, you now have to decide whether you want to read out the whole memory or just one part of it. To select the area to be read out two values are needed by the function SpcGetData.

The value 'start' as a 32 bit integer value

This value defines the start of the memory area to be read out in samples. This result is, that you do not need to care for the number of bytes a single sample contains. If you want to read out the whole memory this value must be set to 0.

The value 'len' as a 32 bit integer value

This value defines the number of samples that are read out, beginning with the first sample defined by the 'start' value mentioned above. If you want to read out the whole on-board memory you need to program the "len" parameter to the before programmed memory size. At this point please keep in mind that depending on the activated channels there may be more than one board channel in one memory channel. This "len" value must be a total memsize for all channels that are acquired in that memory channel. As a result that means if acquiring two channels to memory channel 0 the "len" value must be set to "2 * memsize".

Multiplexed data

Depending on the activated channels and the board type several channels could be stored in one memory channel. As a result that means that "start" and "len" parameter have to be multiplied by the number of channels per memory channel (module). If for example two channels have been acquired into one memory channel a call like:

SpcGetData (hDrv, 0, 2 * 4096, 2 * 2048, Data);

reads out data of both channels from memory channel 0 starting at sample position 4k and a length of 2k. The Data array must be of course large enough to hold data of both channels (in that case 2 * 2k = 4k of data).

Standard mode

Reading out the data is really easy, if a recording modes is used that stores non multiplexed data in the dedicated memory channels. The next example shows, how to read out the data after having recorded two channels that have been written without multiplexing to both memory channels.


Example for SpcGetData, no memory allocation error checking performed:

If you use two channels for recording using only one memory channel or four channels, the data in the memory channel(s) is multiplexed and needs to be unsorted by the user. The following example shows how to unsort the data for the recording of two channels using memory channel 0.

FIFO Mode


Overview

General Information



The FIFO mode allows to record data continuously and transfer it online to the PC (acquisition boards) or allows to write data continuously from the PC to the board (generation boards). Therefore the on-board memory of the board is used as a continuous buffer. On the PC the data can be used for any calculation or can be written to hard disk while recording is running (acquisition boards) or the data can be read from hard disk and calculated online before writing it to the board.

FIFO mode uses interrupts and is supported by the drivers on 32 bit and 64 bit operating systems. Start of FIFO mode waits for a trigger event. If you wish to start FIFO mode immediately, you may use the software trigger. FIFO mode can be used together with the options Multiple Recording/Replay and Gated Sampling/Replay. Details on this can be found in the appropriate chapters about the options.



Background FIFO Read

On the hardware side the board memory is spilt in two buffers of the same length. These buffers can be up to half of the on-board memory in size. In addition to the hardware buffers the driver holds up to 256 software buffers of the same length as the hardware buffers are. Whenever a hardware buffer is full with data the hardware generates an interrupt and the driver transfers this hardware buffer to the next software buffer that is available. While transfering one buffer to the PC, the other one is filled up with data. The driver is doing this job automatically in the background.

After the driver has finsihed transferring the data, the application software gets a signal and can process data (e.g stores data to hard disk or makes some calculations). After processing the data the application software tells the driver that he can again use the software buffer for acquisition data.

This two stages buffering has big advantages when running FIFO mode at the speed limit. The software buffers extremly expand the acquisition time that can be buffered and protects the whole system against buffer overruns.

Speed Limitations

The FIFO mode is running continuously all the time. Therefore the data must be read out from the board (data acquisition) or written to the board (data generation) at least with the same speed that it is recorded/replayed. If data is read out from the board or written to the board more slowly, the hardware buffers will overrun at a certain point and FIFO mode is stopped.

One bottleneck with the FIFO mode is the PCI bus. The standard PCI bus is theoretically capable of transferring data with 33 MHz and 32 Bit. As a result a maximum burst transfer rate of 132 MByte per second can be achieved. As several devices can share the PCI bus this maximum transfer rate is only available to a short transfer burst until a new bus arbitration is necessary. In real life the continuous transfer rate is limited to approximately 100-110 MBytes per second. The maximum FIFO speed one can achieve heavily depends on the PC system and the operating system and varies from system to system.

The maximum sample rate one can run in continuous FIFO mode depends on the number of activated channels:

	Theoretical maximum sample rate	PCI Bus Throughput
1 Channel	50 MS/s	[1 Channel] x [2 Bytes per sample] * 50 MS/s = 100 MB/s
2 Channels	25 MS/s	[2 Channels] x [2 Bytes per sample] * 25 MS/s = 100 MB/s
4 Channels	12.5 MS/s	[4 Channels] x [2 Bytes per sample] * 12.5 MS/s = 100 MB/s
8 Channels	6.25 MS/s	[8 Channels] x [2 Bytes per sample] * 6.25 MS/s = 100 MB/s

When using FIFO mode together with one of the options that allow to have gaps in the acquisiton like Multiple Recording or Gated Sampling one can even run the board with higher sample rates. It just has to be sure that the average sample rate (calculated with acquisition time and gap) does not exceed the above mentioned sample rate limitations.

The sample rate that can be run in one of these mode is depending on the number of channels that have been activated. Due to the internal structure of the board this is limited to a internal throughput of 250 MB/s (125 MS/s):

	Maximum sample rate that can be programmed	Internal throughput
1 Channel	125 MS/s	[1 Channel] x [2 Bytes per sample] x 125 MS/s = 250 MB/s
2 Channels	62.5 MS/s	[2 Channels] x [2 Bytes per sample] x 62.5 MS/s = 250 MB/s
4 Channels	31.25 MS/s	[4 Channels] x [2 Bytes per sample] x 31.25 MS/s = 250 MB/s
8 Channels	15.625 MS/s	[8 Channels] x [2 Bytes per sample] x 15.625 MS/s = 250 MB/s

Programming

The setup of FIFO mode is done with a few additional software registers described in this chapter. All the other settings can be used as described before. In FIFO mode the register SPC_MEMSIZE and SPC_POSTTRIGGER are not used.

Software Buffers

This register defines the number of software buffers that should be used for FIFO mode. The number of hardware buffers is always two and can not be changed by software.

Register	Value	Direction	Description
SPC_FIFO_BUFFERS	60000	r/w	Number of software buffers to be used for FIFO mode. Value has to be between 2 and 256

When this manual was printed there are a total of 256 buffers possible. However if there are changes and enhancements to the driver in the future it will be informative to read out the number of buffers the new driver version can hold.

Register	Value	Direction	Description
SPC_FIFO_BUFADRCNT	60040	r	Read out the number of available FIFO buffers

The length of each buffer is defined in bytes. This length is used for hardware and software buffers as well. Both have the same length. The maximum length that can be used is depending on the installed on-board memory.

Register	Value	Direction	Description
SPC_FIFO_BUFLEN	60010	r/w	Length of each buffer in bytes. Must be a multiple of 1024 bytes.

Each FIFO buffer can be a maximum of half the memory. Be aware that the buffer length is given in overall bytes not in samples. Therefore the value has to be calculated depending on the activated channels and the resolution of the board:

Analog acquisition or generation boards

	Buffer length to be programmed in Bytes											
	8 bit resolution	12 bit resolution	14 bit resolution	16 bit resolution								
1 Channel	1 x [Samples in Buffer]	1 x 2 x [Samples in Buffer]	1 x 2 x [Samples in Buffer]	1 x 2 x [Samples in Buffer]								
2 Channels	2 x [Samples in Buffer]	2 x 2 x [Samples in Buffer]	2 x 2 x [Samples in Buffer]	2 x 2 x [Samples in Buffer]								
4 Channels	4 x [Samples in Buffer]	4 x 2 x [Samples in Buffer]	4 x 2 x [Samples in Buffer]	4 x 2 x [Samples in Buffer]								
8 Channels	8 x [Samples in Buffer]	8 x 2 x [Samples in Buffer]	8 x 2 x [Samples in Buffer]	8 x 2 x [Samples in Buffer]								

Digital I/O (701x or 702x) or pattern generator boards (72xx)

Buffer length to be programmed in Bytes								
 8 bit mode	16 bit mode	32 bit mode	64 bit mode					
[Samples in Buffer]	2 x [Samples in Buffer]	4 x [Samples in Buffer]	8 x [Samples in Buffer]					

Digital I/O board 7005 only

		Buffer length to be programmed in Bytes												
	1 bit mode	2 bit mode	4 bit mode	8 bit mode	16 bit mode									
1 Channel	1/8 x [Samples in Buffer]	1/4 x [Samples in Buffer]	1/2 x [Samples in Buffer]	[Samples in Buffer]	2 x [Samples in Buffer]									

We at Spectrum achieved best results when programming the buffer length to a number of samples that can hold approximately 100 ms of data. However if going to the limit of the PCI bus with the FIFO mode or when having buffer overruns it can be useful to have larger FIFO buffers to buffer more data in it.

When the goal is a fast update in FIFO mode smaller buffers and a larger number of buffers can be a better setup.


Register	Value	Direction	Description
SPC_FIFO_BUFADR0	60100	r/w	address of FIFO buffer 0. Must be allocated by application program
SPC_FIFO_BUFADR1	60101	r/w	address of FIFO buffer 1. Must be allocated by application program
SPC_FIFO_BUFADR255	60355	r/w	address of FIFO buffer 255. Must be allocated by application program

The driver handles the programmed number of buffers. To speed up FIFO transfer the driver uses buffers that are allocated and maintained by the application program. Before starting the FIFO mode the addresses of the allocated buffers must be set to the driver.

Example of FIFO buffer setup. Neither memory allocation nor error checking is done in the example to improve readability:

<pre>// setup FIFO buffers SpcSetParam (hDrv, SPC_FIFO_BUFFERS, SpcSetParam (hDrv, SPC_FIFO_BUFLEN,</pre>	64); 8192);	// 64 FIFO buffers used in the example // Each FIFO buffer is 8 kBytes long
// allocate memory for data		
for $(i = 0; i < 64; i++)$		
<pre>pnData[i] = (ptr16) malloc (8192);</pre>		<pre>// memory allocation for 12, 14, 16 bit analog boards // and digital boards</pre>
<pre>// pbyData[i] = (ptr8) malloc (8192);</pre>		<pre>// and digital boards // memory allocation for 8 bit analog boards</pre>
// tell the used buffer adresses to for (i = 0; i < 64; i++)	the drive	s
nErr = SpcSetParam (hDrv, SPC_FIFO_BUFAI	DRO + i, (<pre>int32) pnData[i]); // for 12, 14, 16 bit analog boards</pre>
<pre>// nErr = SpcSetParam (hDrv, SPC_FIFO_BUF</pre>	ADRO + i,	(int32) pbyData[i]); // for 8 bit analog boards only

When using 64 bit Linux systems it is necessary to program the buffer addresses using a special function as the SpcSetParam function is limited to 32 bit as a parameter. Under 64 bit Linux systems all addresses are 64 bit wide. Please use the function SpcSetAdr as described in the introduction and shown in the example below:



Buffer processing

The driver counts all the software buffers that have been transferred. This number can be read out from the driver to know the exact amount of data that has been transferred.

Register	Value	Direction	Description
SPC_FIFO_BUFCOUNT	60020	r	Number of transferred buffers until now

If one knows before starting FIFO mode how long this should run it is possible to program the number of buffers that the driver should process. After transferring this number of buffer the driver will automatically stop. If FIFO mode should run endless a zero must be programmed to this register. Then the FIFO mode must be stopped by the user.

Register	Value	Direction	Description
SPC_FIFO_BUFMAXCNT	60030	r/w	Number of buffers to be transferred until automatic stop. Zero runs endless

FIFO mode

In normal applications the FIFO mode will run in a loop and process one buffer after the other. There are a few special commands and registers for the FIFO mode:

Register	Register Value			Description				
SPC_CO	SPC_COMMAND		w	Command register. Allowed values for FIFO mode are listed below				
	SPC_FIFOSTART	12	Starts the FIFO	tarts the FIFO mode and waits for the first data interrupt				
	SPC_FIFOWAIT	13	Waits for the n	Waits for the next buffer interrupt				
	SPC_FIFOSTARTNOWAIT	14	Start the card o	and return immediately without waiting for the first data interrupt				
]	SPC_STOP	20	Stops the FIFO	mode				

The start command and the wait command both wait for the signal from the driver that the next buffer has to be processed. This signal is generated by the driver on receiving an interrupt from the hardware. While waiting none of these commands waste cpu power (no polling mode). If for any reason the signal is not coming from the hardware (e.g. trigger is not found) the FIFO mode must be stopped from a second task with a stop command.

This handshake command tells the driver that the application has finished it's work with the software buffer. The both commands SPC_FIFOWAIT (SPC_FIFOSTART) and SPC_FIFO_BUFFERS form a simple but powerful handshake protocol between application software and board driver.

Register	Register Value		Description
SPC_FIFO_BUFREADY	60050	w	FIFO mode handshake. Application has finished with that buffer. Value is index of buffer

Backward compatibility: This register replaces the formerly known SPC_FIFO_BUFREADY0... SPC_FIFO_BUFREADY15 commands. It has the same functionality but can handle more FIFO buffers. For backward compatibility the older commands still work but are still limited to 16 buffers.

Example FIFO acquisition mode

This example shows the main loop of a FIFO acquisition. The example is a part of the FIFO examples that are available for each board on CD. The example simply counts the buffers when it receives a new buffer from the driver and returns control immideately back to the driver.

FIFO acquisition example:

```
nBufIdx = 0;
lBufCount = 0;
lCommand = SPC_FIFOSTART;
printf ("Start\n");
do
      {
      nErr = SpcSetParam (hDrv, SPC_COMMAND, lCommand);
      lCommand = SPC_FIFOWAIT;
      // ----- perform any data calculation or hard disk recording (in example only counting buffers)------
      printf ("FIFO Buffer %ld\n", lBufCount++);
      // ----- buffer is ready -----
      SpcSetParam (hDrv, SPC_FIFO_BUFREADY, nBufIdx);
      // ----- next Buffer ------
      nBufIdx++;
      if (nBufIdx == MAX_BUF)
            nBufIdx = 0;
      }
    while (nErr == ERR_OK);
```

Data organization

When using FIFO mode data in memory is organized in some cases a little bit different then in standard mode. This is a result of the internal hardware structure of the board. The organization of data is depending on the activated channels:

Ch0	Ch1	Ch2	Ch3	Sampl	imple ordering in FIFO buffer																		
Х				A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19
х	х			A0	BO	A1	B1	A2	B2	A3	B3	A4	B4	A5	B5	A6	B6	A7	B7	A8	B8	A9	B9
Х		Х		A0	C0	A1	C1	A2	C2	A3	C3	A4	C4	A5	C5	A6	C6	A7	C7	A8	C8	A9	C9
Х	Х	Х	Х	A0	BO	C0	DO	A1	B1	C1	D1	A2	B2	C2	D2	A3	B3	C3	D3	A4	B4	C4	D4

The samples are re-named for better readability. A0 is sample 0 of channel 0, C4 is sample 4 of channel 2, ...

The following example shows how to sort the channel data when using 4 channels in FIFO mode:

```
for (i = 0; i < (lBufferSizeInSamples / 4); i++)
{
    Data[0][i] = FIFOBuffer[i * 4 + 0];
    Data[1][i] = FIFOBuffer[i * 4 + 1];
    Data[2][i] = FIFOBuffer[i * 4 + 2];
    Data[3][i] = FIFOBuffer[i * 4 + 3];
}</pre>
```

Sample format

The sample format in FIFO mode does not differ from the one of the standard (non FIFO) mode. Please refer to the relating passage concerning the sample format in the standard acquisition chapter.

<u>Clock generation</u>

Overview

The Spectrum boards offer a wide variety of different clock modes to match all the customers needs. All the clock modes are described in detail with programming examples below. This chapter simply gives you an overview which clock mode to select:

Standard internal sample rate

PLL with internal 40 MHz reference. This is the easiest way to generate a sample rate with no need for additional external clock signals. The sample rate has a fine resolution.

Quartz and divider

Internal quarz clock with divider. For applications that need a lower clock jitter than the PLL produces. The possible sample rates are restricted to the values of the divider.

External reference clock

PLL with external 1 MHz to 125 MHz reference clock. This provides a very good clock accuracy if a stable external reference clock is used. It also allows the easy synchronization with an external source.

External clock

Any clock can be fed in that matches the specification of the board. The external clock signal can be used to synchronize the board on a system clock or to feed in an exact matching sample rate.

External clock with divider

The externally fed in clock can be divided to generate a low-jitter sample rate of a slower speed than the external clock available.

There is a more detailed description of the clock generation part available as an application note. There some more background information and details of the internal structure are explained.

$\overline{\mathbb{N}}$

PXI reference clock

The PXI 10 MHz reference clock is used in conjunction with the on-board PLL to generate the sampling clock. All PXI cards then have a fixed phase relation between each other.

Internally generated sample rate

Standard internal sample rate

The internal sample rate is generated in default mode by a PLL and dividers out of an internal 40 MHz frequency reference. In most cases the user does not need to care on how the desired sample rate is generated by multiplying and dividing internally. You simply write the desired sample rate to the according register shown in the table below. If you want to make sure the sample rate has been set correctly you can also read out the register and the driver will give you back the sample rate that is matching your desired one best.

Register	Value	Direction	Description		
SPC_SAMPLERATE	20000	w	Defines the sample rate in Hz for internal sample rate generation.		
		r	Read out the internal sample rate that is nearest matching to the desired one.		

If a sample rate is generated internally, you can additionally enable the clock output. The clock will be available on the external clock connector and can be used to synchronize external equipment with the board.

Register	Value	Direction	Description
SPC_EXTERNOUT	20110	r/w	Enables clock output on external clock connector. Only possible with internal clocking. (old name)
SPC_CLOCKOUT	20110	r/w	Enables clock output on external clock connector. Only possible with internal clocking. (new name)

Example on writing and reading internal sample rate

<pre>SpcSetParam (hDrv, SPC_SAMPLERATE, 1000000);</pre>	// Set internal sample rate to 1 MHz
SpcSetParam (hDrv, SPC CLOCKOUT, 1);	<pre>// enable the clock output of that 1 MHz</pre>
<pre>SpcGetParam (hDrv, SPC SAMPLERATE, &lSamplerate);</pre>	<pre>// Read back the sample rate that has been programmed</pre>
<pre>printf ("Samplerate = %d\n", lSamplerate);</pre>	<pre>// print it. Output should be "Samplerate = 1000000"</pre>

Minimum internal sample rate

The minimum internal sample rate is limited on all boards to 1 kHz and the maximum sample rate depends on the specific type of board. The maximum sample rates for your type of board are shown in the tables below.

Maximum internal sample rate in MS/s normal mode

Remo ch0	pped o ch 1	channe ch2	els ch3	4911	4931	4963
х				10	25	50
х	x			10	25	50
x		x		10	25	50
x	x	x	x	10	25	25

Using plain quartz without PLL

In some cases it is useful for the application not to have the on-board PLL activated. Although the PLL used on the Spectrum boards is a lowjitter version it still produces more clock jitter than a plain quartz oscillator. For these cases the Spectrum boards have the opportunity to switch off the PLL by software and use a simple clock divider.

Register	Value	Direction	Description
SPC_PLL_ENABLE	20030	r/w	A $_{\scriptscriptstyle \rm M}1^{\scriptscriptstyle \rm \prime\prime}$ enables the PLL mode (default) or disables it by writing a 0 to this register

The sample rates that could be set are then limited to the quartz speed divided by one of the below mentioned dividers. The quartz used on the board is similar to the maximum sample rate the board can achieve. As with PLL mode it's also possible to set a desired sample rate and read it back. The result will then again be the best matching sample rate.

Available divider values

1	2	4	8	10	16	20	40	50	80	100	200
400	500	800	1000	2000							

External reference clock

If you have an external clock generator with a extremly stable frequency, you can use it as a reference clock. You can connect it to the external clock connector and the PLL will be fed with this clock instead of the internal reference. Due to the fact that the driver needs to know the external fed in frequency for an exact calculation of the sample rate you must set the the SPC_REFERENCECLOCK register accordingly as shown in the table below:

Register Value		Direction	Description		
SPC_REFE	SPC_REFERENCECLOCK 20140		r/w	Programs the external reference clock in the range from 1 MHz to 125 MHz.	
	0		Internal reference is used for internal sampling rate generation		
	External sample rate in Hz as an integer value		External reference is used. You need to set up this register exactly to the frequency of the external fed in clock.		

The driver automatically sets the PLL to achieve the desired sample rate. Therefore it examines the reference clock and the sample rate registers.

Example of reference clock:

SpcSetParam	(hDrv,	SPC EXTERNALCLOCK,	0);	// Set to internal clock
SpcSetParam	(hDrv,	SPC_REFERENCECLOCK,	10000000);	<pre>// Reference clock that is fed in is 10 MHz</pre>
SpcSetParam	(hDrv,	SPC_SAMPLERATE,	25000000);	// We want to have 25 MHz as sample rate

Termination of the clock input

If the external connector is used as an input, either for feeding in an external reference clock or for external clocking you can enable a 50 Ohm termination on the board. If the termination is disabled, the impedance is high. Please make sure that your source is capable of driving that current and that it still fulfills the clock input specification as given in the technical data section.

Register	Value	Direction	Description
SPC_CLOCK50OHM	20120	read/write	A $_{\rm w}1''$ enables the 50 Ohm termination at the external clock connector. Only possible, when using the external connector as an input.

External clocking

Direct external clock

An external clock can be fed in on the external clock connector of the board. This can be any clock, that matches the specification of the card. The external clock signal can be used to synchronize the card on a system clock or to feed in an exact matching sample rate.

Register	Value	Direction	Description
SPC_EXTERNALCLOCK	20100	read/write	Enables the external clock input. If external clock input is disabled, internal clock will be used.

The maximum values for the external clock is board dependant and shown in the table below.

Termination of the clock input

If the external connector is used as an input, either for feeding in an external reference clock or for external clocking you can enable a 50 Ohm termination on the board. If the termination is disabled, the impedance is high. Please make sure that your source is capable of driving that current and that it still fulfills the clock input specification as given in the technical data section.

Register	Value	Direction	Description
SPC_CLOCK50OHM	20120	read/write	A $_{\rm u}$ 1 $''$ enables the 50 Ohm termination at the external clock connector. Only possible, when using the external connector as an input.

Minimum external sample rate

The minimum external sample rate is limited on all boards to 1 kHz and the maximum sample rate depends on the specific type of board. The maximum sample rates for your type of board are shown in the tables below.

Maximum external samplerate in MS/s

Remo ch0	pped ch1	channe ch2		4911	4931	4963
х				10	25	50
x	x			10	25	50
x		x		10	25	50
x	x	x	x	10	25	25

An external sample rate above the mentioned maximum can cause damage to the board.

Ranges for external sample rate

Due to the internal structure of the board it is essential to know for the driver in which clock range the external clock is operating. The external range register must be set according to the clock that is fed in externally.

Register		Value	Direction	Description		
SPC_EXTERNRANGE		20130	read/write	Defines the range of the actual fed in external clock. Use one of the below mentioned ranges		
EXRANGE_SINC	βLE	2	External Range	External Range Single		
EXRANGE_BURS	iT_S	4	External Range Burst S			
EXRANGE_BURS	M_T	8	External Range	Burst M		
EXRANGE_BURS	iT_L	16	External Range Burst X			
EXRANGE_BURS	T_XL	32	External Range Burst XL			

The range must not be left by more than 5 % when the board is running. Remember that the ranges depend on the activated channels as well, so a different board setup for external clocking must always include the related clock ranges.



This table below shows the ranges that are defined by the different range registers mentioned above. The range depends on the activated channels and the mode the board is used in. Please be sure to select the correct range. Otherwise it is possible that the board will not run properly.

ch0	ch 1	ch2	ch3	Mode	EXRANGE_SINGLE	EXRANGE_BURST_S	EXRANGE_BURST_M	EXRANGE_BURST_L	EXRANGE_BURST_XL
x				Standard/FIFO	< 5 MS/s	5 MS/s - max			
x	x			Standard/FIFO	< 2.5 MS/s	2.5 MS/s - 7.5 MS/s	7.5 MS/s - 17.5 MS/s	17.5 MS/s - 36 MS/s	> 36 MS/s
x		x		Standard/FIFO	< 2.5 MS/s	2.5 MS/s - 7.5 MS/s	7.5 MS/s - 17.5 MS/s	17.5 MS/s - 36 MS/s	> 36 MS/s
х	x	x	x	Standard/FIFO	< 1.25 MS/s	1.25 MS/s - 3.8 MS/s	3.8 MS/s - 8.8 MS/s	8.8 MS/s - 18 MS/s	> 18 MS/s

How to read this table? If you have activated all four channels and are using the board in standard mode (not FIFO) and your external clock is known to be around 15 MS/s you have to set the EXRANGE_BURST_L for the external range.

Example:

```
      SpcSetParam (hDrv, SPC_CHENABLE, CHANNEL0 | CHANNEL1 | CHANNEL2 | CHANNEL3); // activate 4 channels

      SpcSetParam (hDrv, SPC_EXTERNALCLOCK, 1);
      // activate external clock

      SpcSetParam (hDrv, SPC_EXTERNRANGE, EXRANGE_BURST_L);
      // set external range to Burst L
```

External clock with divider

The extra clock divider can be used to divide an external fed in clock by a fixed value. The external clock must be > 1 MS/s. This divided clock is used as a sample clock for the board.

Register		V	/alue	Direct	ection Description						
SPC_C	SPC_CLOCKDIV 20040		read/v	read/write Extra clock divider for external samplerate. Allowed values are listed below			nplerate. Allowed values are listed below				
Availa	ble divic	ler value	s								
1	2	4	8	10	16	20	40	50	80	100	200
400	500	800	1000	2000							

PXI Reference Clock

Register	•	Value	Direction	Description		
SPC_REF	SPC_REFERENCECLOCK 20140		read/write	Programs the reference clock to either internal, external or PXI.		
	0			Internal reference is used for sample rate generation.		
	REFCLOCK_PXI	-1	PXI 10 MHz reference clock is used for sample rate generation			

The 10 MHz PXI system reference clock can be used as a reference clock for internal sample rate generation. With the above mentionned software command the PXI reference clock is routed to the internal PLL. Afterwards you only have to program the sample rate register to the desired sampling rate. The remaining internal calculations will be automatically done by the driver.

Example of PXI reference clock:

```
SpcSetParam (hDrv, SPC_EXTERNALCLOCK, 0);// Set to internal clockSpcSetParam (hDrv, SPC_REFERENCECLOCK, REFCLOCK_PXI);// PXI Reference clock (10 MHz) usedSpcSetParam (hDrv, SPC_SAMPLERATE, 2500000);// We want to have 25 MHz as sample rate
```



If you use more than one Spectrum board with the PXI reference clock source, there will be no stable phase between all the connected boards.

Trigger modes and appendant registers

General Description


The trigger modes of the Spectrum MI, MC and MX A/D boards are very complex and give you the possibility to detect nearly any trigger event, you can think of.

You can choose between seven external TTL trigger modes and up to 18 internal trigger modes including software and channel trigger, depending on your type of board. Five of the internal trigger modes can be independently set set for each input channel (on A/D boards only) resulting in a even bigger variety of modes. This chapter is about to explain all of the different trigger modes and setting up the board's registers for the desired mode.

Every analog Spectrum board has one dedicated SMB connector mounted in it's bracket for feeding in an external trigger signal or outputting a trigger signal of an internal trigger event. Due to the fact that only one connector is available for external trigger I/O, it is not possible to forward the fed in external trigger signal to another board. If this is however necessary, you need to split up the external trigger signal before.

Software trigger

The software trigger is the easiest way of triggering any Spectrum board. The acquisition or replay of data will start immediately after starting the board. The only delay results from the time the board needs for its setup.



Register		Value	Direction	Description	
SPC_TRIC	GGERMODE	40000	r/w Sets the triggermode for the board.		
	TM_SOFTWARE	0	Sets the trigger mode to software, so that the recording/replay starts immediately.		

In addition to the softwaretrigger (free run) it is also possible to force a triggerevent by software while the board is waiting for an internal or external trigger event. Therefore you can use the board command shown in the following table.

ĺ	Register		Value	Direction	Description		
	SPC_COMMAND		0	r/w	Command register of the board.		
		SPC_FORCETRIGGER	16	Forces a trigger event if the hardware is still waiting for a trigger event. Needs a base board hardware version $\ge 7.x$.			

Due to the fact that the software trigger is an internal trigger mode, you can optionally enable the external trigger output to generate a high active trigger signal, which indicates when the data acquisition or replay begins. This can be useful to synchronize external equipment with your Spectrum board.

Register	Value	Direction	Description
SPC_TRIGGEROUT	40100	r/w	Defines the data direction of the external trigger connector.
	0	The trigger cor	nector is not used and the line driver is disabled.
	1	The trigger cor	nector is used as an output that indicates a detected internal trigger event.

Example for setting up the software trigger:

SpcSetParam (hDrv,	SPC_TRIGGERMODE,	SOFTWARE)	; //	Internal software trigger mode is used
SpcSetParam (hDrv,	SPC_TRIGGEROUT ,)	; //	And the trigger output is enabled

External TTL trigger

Enabling the external trigger input is done, if you choose one of the following external trigger modes. The dedicated register for that operation is shown below.

Register		Value	Direction	Description		
SPC_TRIGGERMODE		40000	r/w			
TM_TTLPOS		20000	Sets the trigger	mode for external TTL trigger to detect positive edges.		
TM_TTLNEG		20010	Sets the trigger	Sets the trigger mode for external TTL trigger to detect negative edges		
TM_TTLBOTH		20030	Sets the trigger mode for external TTL trigger to detect positive and negative edges			
TM_TTLHIGH_	LP	20001	Sets the trigger	mode for external TTL trigger to detect HIGH pulses that are longer than a programmed pulsewidth.		
TM_TTLHIGH_	SP	20002	Sets the trigger	mode for external TTL trigger to detect HIGH pulses that are shorter than a programmed pulsewidth.		
TM_TTLLOW_	LP	20011	Sets the trigger mode for external TTL trigger to detect LOW pulses that are longer than a programmed pulsewidth			
TM_TTLLOW_	SP	20012	Sets the trigger	Sets the trigger mode for external TTL trigger to detect LOW pulses that are shorter than a programmed pulsewidth.		

If you choose an external trigger mode the SPC_TRIGGEROUT register will be overwritten and the trigger connector will be used as an input anyways.

Register	Value	Direction	Description	
SPC_TRIGGEROUT	40100	r/w	Defines the data direction of the external trigger connector.	
	Х	If external triggermodes are used, this register will have no effect.		

As the trigger connector is used as an input, you can decide whether the input is 50 Ohm terminated or not. If you enable the termination, please make sure, that your trigger source is capable to deliver the needed current. Please check carefully whether the source is able to fullfill the trigger input specification given in the technical data section. If termination is disabled, the input is at high impedance.

Register	Value	Direction	Description
SPC_TRIGGER50OHM	40110	r/w	A "1" sets the 50 Ohm termination, if the trigger connector is used as an input for external trigger sig- nals. A "0" sets the 1 MOhm termination


The following short example shows how to set up the board for external positive edge TTL trigger. The trigger input is 50 Ohm terminated. The different modes for external TTL trigger will be described in detail on the next few passages.

SpcSetParam (hDrv, SPC_TRIGGERMODE , TM_TTLPOS); // External positive TTL edge trigger SpcSetParam (hDrv, SPC_TRIGGER500HM, 1); // and the 50 Ohm termination of the trigger input are used

Edge triggers

Positive TTL trigger

This mode is for detecting the rising edges of an external TTL signal. The board will trigger on the first rising edge that is detected after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.




Register		Value Direction		Description	
SPC_TRIG	GGERMODE	40000	r/w	Sets the triggermode for the board	
	TM_TTLPOS	20000	Sets the trigger mode for external TTL trigger to detect positive edges		

Example on how to set up the board for positive TTL trigger:

SpcSetParam (hDrv, SPC_TRIGGERMODE, TM_TTLPOS); // Setting up external TTL trigger to detect positive edges

Negative TTL trigger


This mode is for detecting the falling edges of an external TTL signal. The board will trigger on the first falling edge that is detected after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.



Register		Value	Direction	Description
SPC_TRIC	SPC_TRIGGERMODE		r/w Sets the triggermode for the board.	
	TM_TTLNEG 20010 5		Sets the trigger mode for external TTL trigger to detect negative edges.	

Positive and negative TTL trigger

This mode is for detecting the rising and falling edges of an external TTL signal. The board will trigger on the first rising or falling edge that is detected after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.




Register Value		Value	Direction	Description
SPC_TRIGGERMODE 4		40000	r/w Sets the triggermode for the board.	
TM_TTLBOTH 20030		Sets the trigger mode for external TTL trigger to detect positive and negative edges.		

Pulsewidth triggers

TTL pulsewidth trigger for long HIGH pulses


This mode is for detecting HIGH pulses of an external TTL signal that are longer than a programmed pulsewidth. If the pulse is shorter than the programmed pulsewidth, no trigger will be detected. The board will trigger on the first pulse matching the trigger condition after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.



Register Value		Direction	Description	
SPC_PULSEWIDTH	44000	r/w	Sets the pulsewidth in samples. Values from 2 to 255 are allowed.	
SPC_TRIGGERMODE 4000		r/w	Sets the triggermode for the board.	
TM_TTLHIGH_LP 20001		Sets the trigger mode for external TTL trigger to detect HIGH pulses that are longer than a programmed pulsewid		

TTL pulsewidth trigger for short HIGH pulses


This mode is for detecting HIGH pulses of an external TTL signal that are shorter than a programmed pulsewidth. If the pulse is longer than the programmed pulsewidth, no trigger will be detected. The board will trigger on the first pulse matching the trigger condition after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.



Register Value		Direction	Description	
SPC_PULSEWIDTH 44000		r/w	Sets the pulsewidth in samples. Values from 2 to 255 are allowed.	
SPC_TRIGGERMODE 40000		r/w Sets the triggermode for the board.		
TM_TTLHIGH_SP 20002		Sets the trigger mode for external TTL trigger to detect HIGH pulses that are shorter than a programmed pulsewic		

TTL pulsewidth trigger for long LOW pulses


This mode is for detecting LOW pulses of an external TTL signal that are longer than a programmed pulsewidth. If the pulse is shorter than the programmed pulsewidth, no trigger will be detected. The board will trigger on the first pulse matching the trigger condition after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.



Register Value		Direction	Description	
SPC_PULSEWIDTH 44000		r/w	Sets the pulsewidth in samples. Values from 2 to 255 are allowed.	
SPC_TRIGGERMODE 40000		r/w	Sets the triggermode for the board.	
TM_TTLLOW_LP 20011		Sets the trigge	mode for external TTL trigger to detect LOW pulses that are longer than a programmed pulsewidth.	

TTL pulsewidth trigger for short LOW pulses

This mode is for detecting LOW pulses of an external TTL signal that are shorter than a programmed pulsewidth. If the pulse is longer than the programmed pulsewidth, no trigger will be detected. The board will trigger on the first pulse matching the trigger condition after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.



Register Value		Direction	Description	
SPC_PULSEWIDTH	44000	r/w	Sets the pulsewidth in samples. Values from 2 to 255 are allowed.	
SPC_TRIGGERMODE 40000		r/w Sets the triggermode for the board.		
TM_TTLLOW_SP 20012		Sets the trigger mode for external TTL trigger to detect LOW pulses that are shorter than a programmed pulsewid		

SpcSetParam (hDrv, SPC_TRIGGERMODE, TM_TTLHIGH_LP); // Setting up external TTL trigger to detect high pulses SpcSetParam (hDrv, SPC_PULSEWIDTH, 50); // that are longer than 50 samples.

Channel Trigger

Overview of the channel trigger registers

The channel trigger modes are the most common modes, compared to external equipment like oscilloscopes. The 17 different channel trigger modes enable you to observe nearly any part of the analog signal. This chapter is about to explain the different modes in detail. To enable the channel trigger, you have to set the triggermode register accordingly. Therefore you have to choose, if you either want only one channel to be the trigger source, or if you want to combine two or more channels to a logical OR trigger. The following table shows the according registers for the two general channel trigger modes.

Register		Value	Direction Description	
SPC_TRIG	SPC_TRIGGERMODE		r/w Sets the triggermode for the board.	
	TM_CHANNEL 20040		Enables the channel trigger mode so that only one channel can be a trigger source.	
]	TM_CHOR	35000	Enables the channel trigger mode so that more than one channel can be a trigger source.	

If you have set the general triggermode to channel trigger you must set the all of the channels to their modes according to the following table.

So even if you use TM_CHANNEL and only want to observe one channel, you need to deactivate all other channels. You can do this by setting the channel specific register to the value TM_CHXOFF.

The tables lists the maximum of the available channel mode registers for your card's series. So it is possible that you have less channels installed on your specific card and therefore have less valid channel mode registers. If you try to set a channel that is not installed on your specific card, an error message will be returned.

Register Value		Direction	Description		
SPC_TRIGGERMODE0	40200	read/write	Sets the channel trigger for channel 0. Channeltrigger must be activated with SPC_TRIGGERMODE.		
SPC_TRIGGERMODE1	40201	read/write	Sets the channel trigger for channel 1. Channeltrigger must be activated with SPC_TRIGGERMODE.		
SPC_TRIGGERMODE2 40202		read/write	Sets the channel trigger for channel 2. Channeltrigger must be activated with SPC_TRIGGERMODE.		
SPC_TRIGGERMODE3 40203		read/write	Sets the channel trigger for channel 3. Channeltrigger must be activated with SPC_TRIGGERMODE.		
SPC_TRIGGERMODE4 40204		read/write	Sets the channel trigger for channel 4. Channeltrigger must be activated with SPC_TRIGGERMODE.		
SPC_TRIGGERMODE5	SPC_TRIGGERMODE5 40205		Sets the channel trigger for channel 5. Channeltrigger must be activated with SPC_TRIGGERMODE.		
SPC_TRIGGERMODE6	40206	read/write	Sets the channel trigger for channel 6. Channeltrigger must be activated with SPC_TRIGGERMODE.		
SPC_TRIGGERMODE7	40207	read/write	Sets the channel trigger for channel 7. Channeltrigger must be activated with SPC_TRIGGERMODE.		
TM_CHXOFF	10020	Channel is no	t used for trigger detection.		
TM_CHXPOS	10000	Enables the tr	Enables the trigger detection for positive edges		
TM_CHXNEG 10010		Enables the tr	Enables the trigger detection for negative edges		
TM_CHXBOTH	TM_CHXBOTH 10030		Enables the trigger detection for positive and negative edges		
TM_CHXPOS_LP	TM_CHXPOS_LP 10001		Enables the pulsewidth trigger detection for long positive pulses		
TM_CHXNEG_LP	10011	Enables the p	Enables the pulsewidth trigger detection for long negative pulses		
TM_CHXPOS_SP	10002	Enables the p	Enables the pulsewidth trigger detection for short positive pulses		
TM_CHXNEG_SP	10012	Enables the p	Enables the pulsewidth trigger detection for short negative pulses		
TM_CHXPOS_GS	10003	Enables the st	Enables the steepness trigger detection for flat positive pulses		
TM_CHXNEG_GS	10013	Enables the st	Enables the steepness trigger detection for flat negative pulses		
TM_CHXPOS_SS	10004	Enables the st	eepness trigger detection for steep positive pulses		
TM_CHXNEG_SS	10014	Enables the st	eepness trigger detection for steep negative pulses		
TM_CHXWINENTER	10040	Enables the w	vindow trigger for entering signals		
TM_CHXWINLEAVE	10050	Enables the w	Enables the window trigger for leaving signals		
TM_CHXWINENTER_LP	10041	Enables the w	Enables the window trigger for long inner signals		
TM_CHXWINLEAVE_LP	10051	Enables the w	vindow trigger for long outer signals		
TM_CHXWINENTER_SP	10042	Enables the w	vindow trigger for short inner signals		
TM_CHXWINLEAVE_SP	10052	Enables the w	vindow trigger for short outer signals		

So if you want to set up a four channel board to detect only a positive edge on channel0, you would have to setup the board like the following example. Both of the examples either for the TM_CHANNEL and the TM_CHOR triggermode do not include the necessary settigs for the triggerlevels. These settings are detailed described in the following paragraphs.

If you want to set up a four channel board to detect a triggerevent on either a positive edge on channel1 or a negative edge on channel3 you would have to set up your board as the following example shows.

SpcSetParam (hDrv, SPC_TRIGGERMODE , TM_CHOR); SpcSetParam (hDrv, SPC_TRIGGERMODE0, TM_CHXOFF); SpcSetParam (hDrv, SPC_TRIGGERMODE1, TM_CHXPOS); SpcSetParam (hDrv, SPC_TRIGGERMODE2, TM_CHXOFF); SpcSetParam (hDrv, SPC_TRIGGERMODE3, TM_CHXNEG); SpcSetParam (hDrv, SPC_TRIGGERMODE4, TM_CHXOFF); SpcSetParam (hDrv, SPC_TRIGGERMODE5, TM_CHXOFF);	<pre>// Enable channel OR trigger mode // Disable channel0 concerning trigger detection // Set triggermode of channel1 to positive edge trigger // Disable channel2 concerning trigger detection // Set triggermode of channel3 to positive edge trigger // Disable channel4 concerning trigger detection // Disable channel5 concerning trigger detection // Disable channel5 concerning trigger detection</pre>
SpcSetParam (hDrv, SPC_TRIGGERMODES, TM_CHXOFF); SpcSetParam (hDrv, SPC_TRIGGERMODE6, TM_CHXOFF); SpcSetParam (hDrv, SPC_TRIGGERMODE7, TM_CHXOFF);	<pre>// Disable channel5 concerning trigger detection // Disable channel6 concerning trigger detection // Disable channel7 concerning trigger detection</pre>

Triggerlevel

All of the channel trigger modes listed above require at least one triggerlevel to be set (except TM_CHXOFF of course). Some like the window trigger require even two levels (upper and lower level) to be set. Before explaining the different channel trigger modes, it is necessary to explain the board's series specific range of triggerlevels.

After the data has been sampled, the upper N data bits are compared with the N bits of the trigger levels. The amount of bits, the trigger levels are represented with depends on the board's series. The following table shows the level registers and the possible values they can be set to for your specific board.

14 bit resolution for the trigger levels:

Register	Value	Direction	Description	Range
SPC_HIGHLEVEL0	42000	r/w	Defines the upper level (triggerlevel) for channel 0	-8191 to +8191
SPC_HIGHLEVEL1	42001	r/w	Defines the upper level (triggerlevel) for channel 1	-8191 to +8191
SPC_HIGHLEVEL2	42002	r/w	Defines the upper level (triggerlevel) for channel 2	-8191 to +8191
SPC_HIGHLEVEL3	42003	r/w	Defines the upper level (triggerlevel) for channel 3	-8191 to +8191
SPC_HIGHLEVEL4	42004	r/w	Defines the upper level (triggerlevel) for channel 4	-8191 to +8191
SPC_HIGHLEVEL5	42005	r/w	Defines the upper level (triggerlevel) for channel 5	-8191 to +8191
SPC_HIGHLEVEL6	42006	r/w	Defines the upper level (triggerlevel) for channel 6	-8191 to +8191
SPC_HIGHLEVEL7	42007	r/w	Defines the upper level (triggerlevel) for channel 7	-8191 to +8191
SPC_LOWLEVEL0	42100	r/w	Defines the lower level (triggerlevel) for channel 0	-8191 to +8191
SPC_LOWLEVEL1	42101	r/w	Defines the lower level (triggerlevel) for channel 1	-8191 to +8191
SPC_LOWLEVEL2	42102	r/w	Defines the lower level (triggerlevel) for channel 2	-8191 to +8191
SPC_LOWLEVEL3	42103	r/w	Defines the lower level (triggerlevel) for channel 3	-8191 to +8191
SPC_LOWLEVEL4	42104	r/w	Defines the lower level (triggerlevel) for channel 4	-8191 to +8191
SPC_LOWLEVEL5	42105	r/w	Defines the lower level (triggerlevel) for channel 5	-8191 to +8191
SPC_LOWLEVEL6	42106	r/w	Defines the lower level (triggerlevel) for channel 6	-8191 to +8191
SPC_LOWLEVEL7	42107	r/w	Defines the lower level (triggerlevel) for channel 7	-8191 to +8191

In the above table the values for the triggerlevels represent the digital values for the corresponding data width N of the triggerlevels. If for example the triggerlevels are represented by 8 bit, the bipolar range would be $-128 \dots 127$. To achieve symmetric triggerlevels the most negative value is not used and the so resulting range would be $-127 \dots +127$.

As the triggerlevels are compared to the digitized data, the triggerlevels depend on the channels input range. For every input range available to your board there is a corresponding range of triggerlevels. On the different input ranges the possible stepsize for the triggerlevels differs as well as the maximum and minimum values. The following table, gives you the absolute triggerlevels for your specific board's series.

Trigger level representation depending on selected input range.

	Input ranges									
Triggerlevel	±200 mV	±500 mV	±1 V	±2 V	±5 V	±10 V				
8191	+199.976 mV	+499.939 mV	+999.878 mV	+1999.756 mV	+4999.390 mV	+9998.779 mV				
8190	+199.951 mV	+499.878 mV	+999.756 mV	+1999.512 mV	+4998.779 mV	+9997.559 mV				
4096	+100.000 mV	+250.000 mV	+500.000 mV	+1000.000 mV	+2500.000 mV	+5000.000 mV				
2	+0.049 mV	+0.122 mV	+0.244 mV	+0.488 mV	+1.221 mV	+2.441 mV				
1	+0.024 mV	+0.061 mV	+0.122 mV	+0.244 mV	+0.610 mV	+1.221 mV				
0	0 V	0 V	0 V	0 V	0 V	0 V				
-1	-0.024 mV	-0.061 mV	-0.122 mV	-0.244 mV	-0.610 mV	-1.221 mV				
-2	-0.049 mV	-0.122 mV	-0.244 mV	-0.488 mV	-1.221 mV	-2.441 mV				
-4096	-100.000 mV	-250.000 mV	-500.000 mV	-1000.000 mV	-2500.000 mV	-5000.000 V				
Stepsize	24.41 µV	61.04 µV	122.1 µV	244.1 µV	610.4 µV	1.22 mV				

		Input ranges										
Triggerlevel	±200 mV	±500 mV	±lV	±2 V	±5 V	±10 V						
-8190	-199.951 mV	-499.878 mV	-999.756 mV	-1999.512 mV	-4998.779 mV	-9997.559 mV						
-8191	-199.976 mV	-499.939 mV	-999.878 mV	-1999.756 mV	-4999.390 mV	-9998.779 mV						
Stepsize	24.41 µV	61.04 µV	122.1 µV	244.1 µV	610.4 µV	1.22 mV						

The following example shows, how to set up a one channel board to trigger on channel0's rising edge. It is asumed, that the input range of channel0 is set to the the ± 200 mV range. The dezimal value for SPC_HIGHLEVEL0 corresponds then with 62.5 mV, wich is the resulting triggerlevel.

SpcSetParam (hDrv,	SPC_TRIGGERMODE ,	<pre>TM_CHANNEL); // Enable channel trigger mode</pre>
SpcSetParam (hDrv,	SPC_TRIGGERMODE0,	<pre>TM_CHXPOS); // Enable channel trigger mode</pre>
SpcSetParam (hDrv,	SPC_HIGHLEVEL0 ,	40); // Sets triggerlevel to 62.5 mV

Reading out the number of possible trigger levels

The Spectrum driver also contains a register, that holds the value of the maximum possible different trigger levels considering the above mentioned exclusion of the most negative possible value. This is useful, as new drivers can also be used with older hardware versions, because you can check the trigger resolution during runtime. The register is shown in the following table:

Register	Value	Direction	Description
SPC_READTRGLVLCOUNT	2500	r	Contains the number of different possible trigger levels.

In case of a board that uses 8 bits for trigger detection the returned value would be 255, as either the zero and 127 positive and negative values are possible.

The resulting trigger step width in mV can easily be calculated from the returned value. It is assumed that you know the actually selected input range.

Trigger step width = $\frac{\text{Input Range}_{max} - \text{Input Range}_{min}}{\text{Number of trigger levels + 1}}$

To give you an example on how to use this formular we assume, that the ± 1.0 V input range is selected and the board uses 8 bits for trigger detection.

Trigger step width = $\frac{+1000 \text{ mV} - (-1000 \text{ mV})}{255 + 1}$


The result would be 7.81 mV, which is the step width for your type of board within the actually chosen input range.

Detailed description of the channel trigger modes

Channel trigger on positive edge

The analog input is continuously sampled with the selected sample rate. If the programmed triggerlevel is crossed by the channel's signal from lower values to higher values (rising edge) then the triggerevent will be detected.

These edge triggered channel trigger modes correspond to the trigger possibilities of usual oscilloscopes.




Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXPOS	10000
SPC_HIGHLEVEL0	42000	read/write	Set it to the desired triggerlevel relatively to the channel's input range.	board dependant

Channel trigger on negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed triggerlevel is crossed by the channel's signal from higher values to lower values (falling edge) then the triggerevent will be detected.

These edge triggered channel trigger modes correspond to the trigger possibilities of usual oscilloscopes.




Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXNEG	10010
SPC_HIGHLEVEL0	42000	read/write	Set it to the desired triggerlevel relatively to the channel's input range.	board dependant

Channel trigger on positive and negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed triggerlevel is crossed by the channel's signal (either rising or falling edge) the triggerevent will be detected.

These edge triggered channel trigger modes correspond to the trigger possibilities of usual oscilloscopes.




Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXBOTH	10030
SPC_HIGHLEVEL0	42000	read/write	Set it to the desired triggerlevel relatively to the channel's input range.	board dependant

Channel pulsewidth trigger for long positive pulses

The analog input is continuously sampled with the selected sample rate. If the programmed triggerlevel is crossed by the channel's signal from lower to higher values (rising edge) the pulsewidth counter is started. If the signal crosses the triggerlevel again in the opposite direction within the the programmed pulsewidth time, no trigger will be detected. If the pulsewidth counter reaches the programmed amount of samples, without the signal crossing the triggerlevel in the opposite direction, the triggerevent will be detected.


The pulsewidth trigger modes for long pulses can be used to prevent the board from triggering on wrong (short) edges in noisy signals.



Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXPOS_LP	10001
SPC_HIGHLEVEL0	42000	read/write	Set it to the desired triggerlevel relatively to the channel's input range.	board dependant
SPC_PULSEWIDTH	44000	read/write	Set to the desired pulsewidth in samples.	2 to 255

Channel pulsewidth trigger for long negative pulses

The analog input is continuously sampled with the selected sample rate. If the programmed triggerlevel is crossed by the channel's signal from higher to lower values (falling edge) the pulsewidth counter is started. If the signal crosses the triggerlevel again in the opposite direction within the the programmed pulsewidth time, no trigger will be detected. If the pulsewidth counter reaches the programmed amount of samples, without the signal crossing the triggerlevel in the opposite direction, the triggerevent will be detected.




The pulsewidth trigger modes for long pulses can be used to prevent the board from triggering on wrong (short) edges in noisy signals.

Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXNEG_LP	10011
SPC_HIGHLEVEL0	42000	read/write	Set it to the desired triggerlevel relatively to the channel's input range.	board dependant
SPC_PULSEWIDTH	44000	read/write	Set to the desired pulsewidth in samples.	2 to 255

Channel pulsewidth trigger for short positive pulses

The analog input is continuously sampled with the selected sample rate. If the programmed triggerlevel is crossed by the channel's signal from lower to higher values (rising edge) the pulsewidth counter is started. If the pulsewidth counter reaches the programmed amount of samples, no trigger will be detected.

If the signal does cross the triggerlevel again within the the programmed pulsewidth time, a triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXPOS_SP	10002
SPC_HIGHLEVEL0	42000	read/write	Set it to the desired triggerlevel relatively to the channel's input range.	board dependant
SPC_PULSEWIDTH	44000	read/write	Set to the desired pulsewidth in samples.	2 to 255

Channel pulsewidth trigger for short negative pulses

The analog input is continuously sampled with the selected sample rate. If the programmed triggerlevel is crossed by the channel's signal from higher to lower values (falling edge) the pulsewidth counter is started. If the pulsewidth counter reaches the programmed amount of samples, no trigger will be detected.

If the signal does cross the triggerlevel again within the the programmed pulsewidth time, a triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXNEG_SP	10012
SPC_HIGHLEVEL0	42000	read/write	Set it to the desired triggerlevel relatively to the channel's input range.	board dependant
SPC_PULSEWIDTH	44000	read/write	Set to the desired pulsewidth in samples.	2 to 255

Channel steepness trigger for flat positive pulses

The analog input is continuously sampled with the selected sample rate. If the programmed lower level is crossed by the channel's signal from lower to higher values (rising edge) the pulsewidth counter is started. If the signal does cross the upper level within the the programmed pulsewidth time, no trigger will be detected.

If the pulsewidth counter reaches the programmed amount of samples a triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXPOS_GS	10003
SPC_HIGHLEVEL0	42000	read/write	Set it to the desired upper level relatively to the channel's input range.	board dependant
SPC_LOWLEVEL0	42100	read/write	Set it to the desired lower level relatively to the channel's input range.	board dependant
SPC_PULSEWIDTH	44000	read/write	Set to the desired pulsewidth in samples.	2 to 255

Channel steepness trigger for flat negative pulses

The analog input is continuously sampled with the selected sample rate. If the programmed upper level is crossed by the channel's signal from higher to lower values (falling edge) the pulsewidth counter is started. If the signal does cross the lower level within the the programmed pulsewidth time, no trigger will be detected.

If the pulsewidth counter reaches the programmed amount of samples a triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXNEG_GS	10013
SPC_HIGHLEVEL0	42000	read/write	Set it to the desired upper level relatively to the channel's input range.	board dependant
SPC_LOWLEVEL0	42100	read/write	Set it to the desired lower level relatively to the channel's input range.	board dependant
SPC_PULSEWIDTH	44000	read/write	Set to the desired pulsewidth in samples.	2 to 255

Channel steepness trigger for steep positive pulses

The analog input is continuously sampled with the selected sample rate. If the programmed lower level is crossed by the channel's signal from lower to higher values (rising edge) the pulsewidth counter is started. If the pulsewidth counter reaches the programmed amount of samples without the signal crossing the higher level, no trigger will be detected.

If the signal does cross the upper level within the the programmed pulsewidth time, a triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXPOS_SS	10004
SPC_HIGHLEVEL0	42000	read/write	Set it to the desired upper level relatively to the channel's input range.	board dependant
SPC_LOWLEVEL0	42100	read/write	Set it to the desired lower level relatively to the channel's input range.	board dependant
SPC_PULSEWIDTH	44000	read/write	Set to the desired pulsewidth in samples.	2 to 255

Channel steepness trigger for steep negative pulses

The analog input is continuously sampled with the selected sample rate. If the programmed upper level is crossed by the channel's signal from higher to lower values (falling edge) the pulsewidth counter is started. If the pulsewidth counter reaches the programmed amount of samples without the signal crossing the lower level, no trigger will be detected.


If the signal does cross the lower level within the the programmed pulsewidth time, a triggerevent will be detected.



Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXNEG_SS	10014
SPC_HIGHLEVEL0	42000	read/write	Set it to the desired upper level relatively to the channel's input range.	board dependant
SPC_LOWLEVEL0	42100	read/write	Set it to the desired lower level relatively to the channel's input range.	board dependant
SPC_PULSEWIDTH	44000	read/write	Set to the desired pulsewidth in samples.	2 to 255

Channel window trigger for entering signals


The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window. Every time the signal enters the the window from the outside, a triggerevent will be detected.



Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXWINENTER	10040
SPC_HIGHLEVEL0	42000	read/write	Sets the window's upper level relatively to the channel's input range.	board dependant
SPC_LOWLEVEL0	42100	read/write	Sets the window's lower level relatively to the channel's input range.	board dependant

Channel window trigger for leaving signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window. Every time the signal leaves the the window from the inside, a triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXWINLEAVE	10050
SPC_HIGHLEVEL0	42000	read/write	Sets the window's upper level relatively to the channel's input range.	board dependant
SPC_LOWLEVEL0	42100	read/write	Sets the window's lower level relatively to the channel's input range.	board dependant

Channel window trigger for long inner signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower levels define a window. Every time the signal enters the window from the outside, the pulsewidth counter is startet. If the signal leaves the window before the pulsewidth counter has stopped, no trigger will be detected.

If the pulsewidth counter stops and the signal is still inside the window, the triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXWINENTER_LP	10041
SPC_HIGHLEVEL0	42000	read/write	Sets the window's upper level relatively to the channel's input range.	board dependant
SPC_LOWLEVEL0	42100	read/write	Sets the window's lower level relatively to the channel's input range.	board dependant
SPC_PULSEWIDTH	44000	read/write	Set to the desired pulsewidth in samples.	2 to 255

Channel window trigger for long outer signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower levels define a window. Every time the signal leaves the window from the inside, the pulsewidth counter is startet. If the signal enters the window before the pulsewidth counter has stopped, no trigger will be detected.

If the pulsewidth counter stops and the signal is still outside the window, the triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXWINLEAVE_LP	10051
SPC_HIGHLEVEL0	42000	read/write	Sets the window's upper level relatively to the channel's input range.	board dependant
SPC_LOWLEVEL0	42100	read/write	Sets the window's lower level relatively to the channel's input range.	board dependant
SPC_PULSEWIDTH	44000	read/write	Set to the desired pulsewidth in samples.	2 to 255

Channel window trigger for short inner signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower levels define a window. Every time the signal enters the window from the outside, the pulsewidth counter is startet. If the pulsewidth counter stops and the signal is still inside the window, no trigger will be detected.

If the signal leaves the window before the pulsewidth counter has stopped, the triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXWINENTER_SP	10042
SPC_HIGHLEVEL0	42000	read/write	Sets the window's upper level relatively to the channel's input range.	board dependant
SPC_LOWLEVEL0	42100	read/write	Sets the window's lower level relatively to the channel's input range.	board dependant
SPC_PULSEWIDTH	44000	read/write	Set to the desired pulsewidth in samples.	2 to 255

Channel window trigger for short outer signals

The analogd input is continuously sampled with the selected sample rate. The upper and the lower levels define a window. Every time the signal leaves the window from the inside, the pulsewidth counter is startet. If the pulsewidth counter stops and the signal is still outside the window, no trigger will be detected.

If the signal enters the window before the pulsewidth counter has stopped, the triggerevent will be detected.



Register	Value	Direction	set to	Value
SPC_TRIGGERMODE	40000	read/write	TM_CHANNEL	20040
SPC_TRIGGERMODE0	40200	read/write	TM_CHXWINLEAVE_SP	10052
SPC_HIGHLEVEL0	42000	read/write	Sets the window's upper level relatively to the channel's input range.	board dependant
SPC_LOWLEVEL0	42100	read/write	Sets the window's lower level relatively to the channel's input range.	board dependant
SPC_PULSEWIDTH	44000	read/write	Set to the desired pulsewidth in samples.	2 to 255


PXI Features

Background on PXI

PXI (PCI eXtension for instrumentation) was released as a standard based on PCI/CompactPCI bus specification and extends it by a bunch of additional lines especially designed for instrumentation purposes. PXI also has a lot of very stringent system specifications, that make sure to have a sufficient power supply and cooling power for each board. These specifications help setting up instrumentation systems and reduce the problems that might occur otherwise.

The PXI specifications are maintaned and enhanced by the PXI system alliance. Spectrum is also a member of this alliance. You will find more background information on PXI on the PXI systems alliance homepage www.pxisa.org.





The defined additional PXI lines shown in the drawing on the left allow the easy synchronization of multiple cards without needing additional external components or cables. With some restrictions it is also possible to synchronize PXI cards from different manufacturers using the special PXI features of the boards.

As the PXI specifications do not force the manufacturers to make use of all of the features, the PXI support of cards from different manufacturers may differ a lot. Before trying to connect a Spectrum card with cards of other manufacturers please check carefully whether the PXI features match together. The Spectrum cards support all PXI features that are necessary to synchronize multiple cards. The features and the programming is explained more in detail within the following sections.

PXI and CompactPCI

PXI is an enhancement of CompactPCI. All new PXI features are located on connector lines that are not used by CompactPCI. As a result that means that a PXI card which is not using any of the PXI features behaves like a standard Compact-PCI card. The Spectrum PXI cards do not rely on the PXI features and therefore can be used also in standard CompactPCI 3U systems. All features of the cards except the special PXI features can then be used without limitations.

PXI Reference Clock

The PXI reference clock is a 10 MHz square wave signal with an accuracy of 100 ppm. This reference clock is located on the PXI backplane and is routed to every PXI slot with the same trace length on the mainboard's PCB. PXI cards from Spectrum are able to use the PXI reference clock for sampling clock generation. One big advantage of using the reference clock is the fact that all cards that are synchronized to the reference clock are running with the same clock frequency.

PXI Star Trigger

One slot of the PXI system has special connections and is used as a star trigger slot. Every PXI slot is connected with a special star trigger line to this slot. Each of

these connections has the same trace length as well. When using a special star trigger card it is possible to send out a trigger pulse to every connected PXI card at the same time. Using a star trigger card together with the reference clock allows the synchronization of multiple cards with a very high accuracy. All Spectrum PXI cards support the star trigger line.

PXI Trigger Bus

In addition to the star trigger, the PXI specification also defines an 8 line trigger bus that is connected to each PXI slot. The use of this trigger bus is not specificated in detail but it is mostly used to provide trigger information throughout the system. However each manufacturer can use this bus in a different way. If connecting Spectrum cards through this trigger bus with other manufacturer's boards, it is therefore extremely necessary to have a close look on how these boards are using this bus. On the Spectrum cards PXI trigger[0] to PXI trigger [5] can be individually programmed as trigger input and/or trigger output. PXI trigger[7] is used for internal purposes and may not be used by any other board when indending to use the Spectrum boards with PXI trigger.

As a PXI specification standard, these trigger lines must be in high impedance mode after powering up the system, to make sure not to destroy any components.

PXI Interconnect Bus

There's a special board-to-board interconnect bus between any two adjacent boards. These 13 lines can be used to route special analog and digital signals in between adjacent boards. The Spectrum cards do not rely upon this bus and therefore don't support it.

PXI Features

Programming PXI Features

This chapter shows you how to program the different PXI features that have been mentioned above. Programming the PXI features is totally independent from any other of the board's registers. Before using any of the PXI features please make sure that the PXI-system you are operating in is supporting the desired features. There may be limitations especially when using PXI systems, that have more than 8 slots and therefore use bridge technology. Please refer to the system's manual for more information on this.

PXI Reference Clock

Registe	r	Value	Direction	Description
SPC_REF	ERENCECLOCK	20140	read/write	Programs the reference clock to either internal, external or PXI.
	0		Internal reference is used for sample rate generation.	
	REFCLOCK_PXI	-1	PXI 10 MHz reference clock is used for sample rate generation	

The 10 MHz PXI system reference clock can be used as a reference clock for internal sample rate generation. With the above mentionned software command the PXI reference clock is routed to the internal PLL. Afterwards you only have to program the sample rate register to the desired sampling rate. The remaining internal calculations will be automatically done by the driver.

Example of PXI reference clock:

```
SpcSetParam (hDrv, SPC_EXTERNALCLOCK, 0);// Set to internal clockSpcSetParam (hDrv, SPC_REFERENCECLOCK, REFCLOCK_PXI);// PXI Reference clock (10 MHz) usedSpcSetParam (hDrv, SPC_SAMPLERATE, 2500000);// We want to have 25 MHz as sample rate
```

If you use more than one Spectrum board with the PXI reference clock source, there will be no stable phase between all the connected boards.




PXI Trigger Modes

PXI trigger is set up in two steps. Each PXI card has to be set up to use at least one of the PXI trigger lines as trigger source. Also at least one PXI card needs to be programmed to connect its internal trigger signal to one of the PXI trigger lines. The picture on the right side gives you an overview of the possible PXI trigger connections on the Spectrum cards.

Please keep in mind, that the trigger input and output via the star trigger lines can only be used, if a star trigger card is installed in the system which supports these lines.

PXI Trigger Output

One or more of the cards can be programmed to give their internally recognized trigger on one of the PXI trigger lines. The programming of the card's trigger recognition is done in exactly the same way as described in the trigger chapter.



As soon as the PXI trigger output register is programmed, this internal trigger will not be used for triggering the card itself, but is routed to the programmed PXI line. The figure is showing all of the possible PXI trigger connections.

A trigger event will be indicated via the trigger lines with a rising edge, which will go back to low level at the latest when the board stops.

Register	Value	Direction	Description	
SPC_PXITRGOUT	40300	r/w	Select the PXI trigger line on which the internal trigger is routed.	
PTO_OFF	0	Don't route the	Don't route the internal trigger to a PXI trigger. Card is simply acting as slave.	
PTO_LINE0	1	Route the inter	Route the internal trigger to PXI trigger[0]	
PTO_LINE1	2	Route the internal trigger to PXI trigger[1]		
PTO_LINE2	3	Route the inter	Route the internal trigger to PXI trigger[2]	
PTO_LINE3	4	Route the inter	nal trigger to PXI trigger[3]	
PTO_LINE4	5	Route the inter	Route the internal trigger to PXI trigger[4]	
PTO_LINE5	6	Route the inter	Route the internal trigger to PXI trigger[5]	
PTO LINESTAR	9	Route the inter	nal trigger to the star trigger line. Use this way only with specially designed star trigger cards.	

Be aware not to enable multiple trigger outputs on the same PXI trigger line. If two or more trigger outputs are working against each other the result is unpredictable and may even harm the hardware parts.



As one or multiple of the future PXI boards might make use of less or more than the actual seven trigger lines, there is a dedicated register, organized as a biffield, that indicates the possible trigger output lines for the actual board.

Register	Value	Direction	Description
SPC_PXITRGOUT_AVAILABLE	40301	r	Indicates what PXI trigger lines can be used for trigger output. Only the lower two bytes are used.
	1	Trigger line 0	is available for trigger output.
	2	Trigger line 1 is available for trigger output.	
	4	Trigger line 2 is available for trigger output.	
	8	Trigger line 3 is available for trigger output.	
	16	Trigger line 4	is available for trigger output.
	32	Trigger line 5	is available for trigger output.
	64	Trigger line 6 is available for trigger output.	
	128	Trigger line 7	is available for trigger output.
	256	Star Trigger lin	e is available for trigger output.

As mentioned in the section on PXI background, the PXI trigger line 7 is used for internal purposes. To be exact, this line is used for indicating, that the pretrigger time of every single board has passed and the board is now ready for trigger detection. All boards have an open collector output with a 4.7 kOhm pull-up resistor connected to line 7. A high level on this line then will enable the trigger detection for all the connected boards.



As the figure is showing, it is not possible to output signal coming from a PXI trigger input to any PXI trigger output. Therefore it is not possible to re-route any trigger signals.

PXI Trigger Input

Each card can react to one or multiple trigger events on the PXI bus. The trigger input must be programmed accordingly regarding the trigger outputs of the other cards that are involved in the PXI trigger setup. As the Spectrum driver cannot know which other cards from other manufacturers are involved in the PXI trigger setup, it is not able to check the correct system setup automatically.

Register		Value	Direction	Description	
SPC_PXIT	RGIN	40310	r/w	Select the PXI trigger source that is used as an input. Multiple PXI trigger sources are OR connected. This register acts a s a bitmap of the trigger sources.	
	PTI_OFF	0	Disables the PXI trigger input. Standard internal triggering is used.		
	PTI_LINE0	1	Select PXI trigger line[0] as a trigger source		
	PTI_LINE1	2	Select PXI trigger line[1] as a trigger source		
	PTI_LINE2	4	Select PXI trigger line[2] as a trigger source		
	PTI_LINE3	8	Select PXI trigg	er line[3] as a trigger source	
	PTI_LINE4	16	Select PXI trigger line[4] as a trigger source		
	PTI_LINE5	32	Select PXI trigger line[5] as a trigger source		
	PTI_LINESTAR	256	Select PXI star t	rigger line as a trigger source	

As one or multiple of the future PXI boards might make use of less or more than the actual seven trigger lines, there is a dedicated register organized as a biffield, that indicates the possible trigger input lines for the actual board.

Register	Value	Direction	Description	
SPC_PXITRGIN_AVAILABLE	40311	r	Indicates what PXI trigger lines can be used for trigger input. Only the lower two bytes are used.	
	1	Trigger line 0	is available for trigger input.	
	2	Trigger line 1 is available for trigger input.		
	4	Trigger line 2 is available for trigger input.		
	8	Trigger line 3	is available for trigger input.	
	16	Trigger line 4	is available for trigger input.	
	32	Trigger line 5	is available for trigger input.	
	64	Trigger line 6	is available for trigger input.	
	128	Trigger line 7 is available for trigger input.		
	256	Star Trigger li	ne is available for trigger input.	



Depending on the cosen sample rate and the used PXI slots of the trigger master and the trigger slave boards a trigger jitter of 1 sample can occur.

Example of connecting three boards, board 0 is triggering all three boards:

```
SpcSetParam (hDrv[0], SPC_TRIGGERMODE, SPC_SOFTWARE);// card 0 is used as trigger source, software triggerSpcSetParam (hDrv[0], SPC_PXITRGOUT,PTO_LINE1);// card 0 is putting it's internal trigger on line 1SpcSetParam (hDrv[0], SPC_PXITRGIN,PTI_LINE1);// card 0 is using PXI line 1 as trigger sourceSpcSetParam (hDrv[1], SPC_PXITRGIN,PTI_LINE1);// card 1 is using PXI line 1 as trigger sourceSpcSetParam (hDrv[2], SPC_PXITRGIN,PTI_LINE1);// card 2 is using PXI line 1 as trigger source
```

OR connecting Trigger

If the cards should react to any trigger of any other card in the system, the trigger lines can be easily combined as an OR conjunction by software. The PXI trigger input register acts as a bitmap of all possible trigger sources. Simply set all bits in the register of the trigger lines that are involved. Each card that is involved has to use a different trigger line for trigger output. As a result a maximum of 6 cards can be connected in this way.

If combining the PXI trigger OR feature with the channel trigger OR feature of the card itself one can set up systems that OR connect all trigger sources of all channels and therefore will trigger the complete system if any of the trigger events occurs. This mode is only possible when using acquisition cards.

Example of connecting three boards, all trigger sources of all boards are OR connected:

		SPC_TRIGGERMODE, SPC_PXITRGOUT,		<pre>// card 0 is using TTL trigger with positive edge // card 0 is putting it's internal trigger on line 2</pre>
		SPC_TRIGGERMODE, SPC_PXITRGOUT,		<pre>// card 1 is using TTL trigger with positive edge // card 1 is putting it's internal trigger on line 3</pre>
		SPC_TRIGGERMODE, SPC_PXITRGOUT,		<pre>// card 2 is using TTL trigger with positive edge // card 2 is putting it's internal trigger on line 4</pre>
SpcSetParam	(hDrv[1],	SPC_PXITRGIN,	PTI_LINE2 PTI_I	<pre>INE3 PTI_LINE4); // All three lines as trig source INE3 PTI_LINE4); // All three lines as trig source INE3 PTI_LINE4); // All three lines as trig source</pre>

Multiple Recording


The Multiple Recording mode allows the acquisition of data blocks with multiple trigger events without restarting the hardware. The on-board memory will be divided into several segments of the same size. Each segment will be filled with data when a trigger event occures. As this mode is totally done in hardware there is a very small rearm time from end of the acquisition of one segment until the trigger detection is enabled again. You'll find that rearm time in the technical data section of this manual.

Recording modes

Standard Mode

With every detected trigger event one data block is filled with data. The length of one multiple recording segment is set by the value of the posttrigger register. The total amount of samples to be recorded is defined by the memsize register.

In most cases memsize will be set to a a multiple of the segment size (postcounter). The table below shows the register for enabling Multiple Recording. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter eralier in this manual.






When using Multiple Recording pretrigger is not available.

Register	Value	Direction	Description
SPC_MULTI	220000	r/w	Enables Multiple Recording mode.
SPC_MEMSIZE	10000	r/w	Defines the total amount of samples to record.
SPC_POSTTRIGGER	10100	r/w	Defines the size of one Multiple Recording segment.

FIFO Mode

The Multiple Recording in FIFO Mode is similar to the Multiple Recording in Standard Mode. The segment size is also set by the postcounter register.

In contrast to the Standard mode you cannot program a certain total amount of samples to be recorded. The acquisition is running until the user stops it. The data is read FIFO block by FIFO block by the driver. These blocks are online available for further data processing by the user program. This mode sigficantly reduces the average data transfer



rate on the PCI bus. This enables you to use faster sample rates then you would be able to in FIFO mode without Multiple Recording. Usually the FIFO blocks are multiples of the Multiple Recording segments.


The advantage of Multiple Recording in FIFO mode is that you can stream data online to the hostsystem. You can make realtime data processing or store a huge amount of data to the hard disk. The table below shows the dedicated register for enabling Multiple Recording. For detailed information how to setup and start the board in FIFO mode please refer to the according chapter earlier in this manual.

Register	Value	Direction	Description
SPC_MULTI	220000 r/w		Enables Multiple Recording mode.
SPC_POSTTRIGGER	10100	r/w	Defines the size of one Multiple Recording segment.

Trigger modes

In Multiple Recording modes all of the board's trigger modes are available except the software trigger. Depending on the different trigger modes, the chosen sample rate the used channels and activated board synchronisation (see according chapter for details about synchronizing multiple boards) there are different delay times between the trigger event and the first sampled data (see figure). This delay is necessary as the board is equipped with dynamic RAM, which needs refresh cycles to keep the data in memory when the board is not recording.

The delay is fix for a certain board setup. All possible delays in samples between the trigger event and the first recorded sample are listed in the table below. A negative amount of samples indicates that the trigger will be visible.



Resulting start delays

Sample rate	Activ	vated a	hanne	ls	external TTL trigger	internal trigger	ext. TTL trigger with	internal trigger with
	0	1	2	3			activated synchronization	activated synchronization
< 5 MS/s	х							
≥ 5 MS/s	x							
< 2.5 MS/s	x	х						
≥ 2.5 MS/s	x	х						
< 2.5 MS/s	x		x					
≥ 2.5 MS/s	x		x					
< 1.25 MS/s	x	x	x	х				
<u>></u> 1.25 MS/s	x	x	х	x				

The following example shows how to set up the board for Multiple Recording in standard mode. The setup would be similar in FIFO mode, but the memsize register would not be used.

SpcSetParam (hDrv,	SPC_MULTI,	1);	//	Enables	Multiple Recording
SpcSetParam (hDrv, SpcSetParam (hDrv,		4096);	11	Set the	segment size to 1024 samples total memsize for recording to 4096 samples actually four segments will be recorded
SpcSetParam (hDrv,	SPC_TRIGGERMODE,				triggermode to external TTL mode (rising edge)

Gated Sampling


The Gated Sampling mode allows the data acquisition controlled by an external gate signal. Data will only be recorded, if the programmed gate condition is true.

Recording modes

Standard Mode

Data will be recorded as long as the gate signal fulfills the gate condition that has had to be programmed before. At the end of the gate interval the recording will be stopped and the board will pause until another gates signal appears. If the total amount of data to acquire has been reached the board stops immediately (see figure). The total amount of samples to be recorded can be defined by the memsize register.

The table below shows the register for enabling Gated Sampling. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter earlier in this manual.




When using Gated Sampling pretrigger is not available and postcounter has no function.

Register	Value Direction		Description	
SPC_GATE	220400	r/w	Enables Gated Sampling mode.	
SPC_MEMSIZE	10000	r/w	Defines the total amount of samples to record.	

FIFO Mode

The Gated Sampling in FIFO Mode is similar to the Gated Sampling in Standard Mode. In contrast to the Standard mode you cannot program a certain total amount of samples to be recorded. The acquisition is running until the user stops it. The data is read FIFO block by FIFO block by the driver. These blocks are online available for further data processing by the user program. The advantage of Gated Sampling in FIFO mode is that you can stream data online to the hostsystem with a lower average data rate than in conventional FIFO mode without gated sampling. You can make realtime data processing or store a huge amount of data to the hard disk. The table below shows the dedicated




register for enabling Gated Sampling. For detailed information how to setup and start the board in FIFO mode please refer to the according chapter earlier in this manual.

Register	Value	Direction	Description
SPC_GATE	220400	r/w	Enables Gated Sampling mode.

Trigger modes

General information and trigger delay

Not all of the board's trigger modes can be used in combination with Gated Sampling. All possible trigger modes are listed below. Depending on the different trigger modes, the chosen sample rate, the used channels and activated board synchronisation (see according chapter for details about synchronizing multiple boards) there are different delay times between the trigger event and the first sampled data (see figure). This start delay is necessary as the board is equipped with dynamic RAM, which needs refresh cycles to keep the data in memory when the board is not recording. It is fix for a certain board setup. All possible delays in samples between the trigger event and the first recorded sample are listed in the table below. A negative amount of samples indicates that the trigger will be visible. Due to this delay a part of the gate signal will not be used for acquisition and



the number of acquired samples will be less than the gate signal length. See table on the next page for further explanation.


End of gate alignment

Due to the structure of the on-board memory there is another delay at the end of the gate interval.

Internally a gate-end signal can only be recognized at an eight samples alignment. This alignment is a sum of all channels that are activated together. Please refer to the following chapter to see the alignment for each channel and mode combination.

So depending on what time your external gate signal will leave the programmed gate condition it might happen that at maximum seven more samples are recorded, before the board pauses (see figure).

The figure on the right is showing this end delay exemplarily for three possible gate signals. As all samples are counted from zero. The eight samples alignment in the upper two cases is reached at the end of sample 39, which is therefore the 40th sample.



Alignement samples per channel

As described above there's an alignement at the end of the gate signal. The alignement depends on the used mode (standard or FIFO) and the selected channels. Please refer to this table to see how many samples per channel of alignement one gets.

Mod	Module 0				
0	1	2	3	Mode	Alignement
Х				Standard/FIFO	8 samples
Х	Х			Standard/FIFO	4 samples
Х		Х		Standard/FIFO	4 samples
Х	Х	Х	Х	Standard/FIFO	2 samples

Resulting start delays

Sample rate	Activ	ated c	hanne	ls	external TTL trigger	internal trigger	ext. TTL trigger with	internal trigger with
	0	1	2	3			activated synchronization	activated synchronization
< 5 MS/s	х							
≥ 5 MS/s	x							
< 2.5 MS/s	x	х						
<u>></u> 2.5 MS/s	x	х						
< 2.5 MS/s	x		х					
<u>></u> 2.5 MS/s	x		x					
< 1.25 MS/s	x	х	x	x				
≥ 1.25 MS/s	x	x	x	x				

Number of samples on gate signal

As described above there's a delay at the start of the gate interval due to the internal memory structure. However this delay can be partly compensated by internal pipelines resulting in a data delay that even can be negative showing the trigger event (acquisition mode only). This data delay is listed in an extra table. But beneath this compensation there's still the start delay that as a result causes the card to use less samples than the gate signal length. Please refer to the following table to see how many samples less than the length of gate signal are used.

M	odule	e 0							
0	1		2	3	Mode	Sampling clock	less samples	Sampling clock	less samples
Х					Standard/FIFO	< 5 MS/s	7	<u>></u> 5 MS/s	12
Х	Х	(Standard/FIFO	< 2.5 MS/s	3	<u>></u> 2.5 MS/s	6
Х			Х		Standard/FIFO	< 2.5 MS/s	3	<u>></u> 2.5 MS/s	6
Х	Х	(Х	Х	Standard/FIFO	< 1.25 MS/s	2	≥ 1.25 MS/s	3

Allowed trigger modes

As mentioned above not all of the possible trigger modes can be used as a gate condition. The following table is showing the allowed trigger modes that can be used and explains the event that has to be detected for gate-start end for gate-end.

External TTL edge trigger

The following table shows the allowed trigger modes when using the external TTL trigger connector:

Mode	Gate start will be detected on	Gate end will be detected on		
TM_TTLPOS	positive edge on external trigger	negative edge on external trigger		
TM_TTL_NEG	negative edge on external trigger	positive edge on external trigger		

External TTL pulsewidth trigger

The following table shows the allowed pulsewidth trigger modes when using the external TTL trigger connector:

Mode	Gate start will be detected on	Gate end will be detected on
TM_TTLHIGH_LP	high pulse of external trigger longer than programmed pulsewidth	negative edge on external trigger
TM_TTLLOW_LP	low pulse of external trigger longer than programmed pulsewidth	positive edge on external trigger

<u>Channel trigger</u>

Mode	Gate start will be detected on	Gate end will be detected on
TM_CHXPOS	signal crossing level from low to high	signal crossing level from high to low
TM_CHXNEG	signal crossing level from high to low	signal crossing level from low to high
TM_CHXPOS_LP	signal above level longer than the programmed pulsewidth	signal crossing level from high to low
TM_CHXNEG_LP	signal below level longer than the programmed pulsewidth	signal crossing level from low to high
TM_CHXWINENTER	signal entering window between levels	signal leaving window between levels
TM_CHXWINENTER_LP	signal entering window between slower than the programmed pulsewidth	signal leaving window between levels
TM_CHXWINLEAVE	signal leaving window between levels	signal entering window between levels
TM_CHXWINLEAVE_LP	signal leaving window between slower than the programmed pulsewidth	signal entering window between levels

Example program

The following example shows how to set up the board for Gated Sampling in standard mode. The setup would be similar in FIFO mode, but the memsize register would not be used.

SpcSetParam (hDrv, SPC GATE,	1);	// Enables Gated Sampling
SpcSetParam (hDrv, SPC MEMSIZE,	4096);	<pre>// Set the total memsize for recording to 4096 samples</pre>
SpcSetParam (hDrv, SPC TRIGGERMODE,	TM TTLPOS);	// Sets the gate condition to external TTL mode, so that
		<pre>// recording will be done, if the signal is at HIGH level</pre>

Option Digital inputs

This option allows the user to acquire additional digital channels synchronous and phase stable along with the analog data.

Digital mode selection

The M2i.49xx cards allow to select different modes for the acquisition of additional digital channels on a per channel base. Each channel can be defined to record either no digital channels, or to acquire two or four digital channels that then will be multiplexed with the analog samples, which are therefore reduced in their resolution.

Additionally it is also possible to totally replace one analog channel of the first module (channel 0 up to channel 3) and one analog channel of the second module (channel 4 up to channel 7, if available) with their corresponding digital channels dig0...dig15 and dig16...dig31 respectively. The following table lists the related registers and values to set up the digital acquisition:

Register	Register Value			Description			
SPC_DIGIT	SPC_DIGITALMODE0 110200		read/write	Sets the digital mode for channel O			
SPC_DIGIT	TALMODE 1	110201	read/write	Sets the digital mode for channel 1			
SPC_DIGIT	TALMODE2	110202	read/write	Sets the digital mode for channel 2			
SPC_DIGITALMODE3 110203 read/write Sets the d			read/write	Sets the digital mode for channel 3			
SPC_DIGIT	TALMODE4	110204 read/write Sets the digital mode for channel 4					
SPC_DIGIT	TALMODE5	110205	read/write Sets the digital mode for channel 5				
SPC_DIGIT	TALMODE6	110206	read/write	Sets the digital mode for channel 6			
SPC_DIGIT	TALMODE7	110207	read/write	Sets the digital mode for channel 7			
	SPC_DIGITALMODE_OFF	0	Disables digita	I channel acquisition on the channel. Full 16bit ADC resolution is used for analog samples.			
Ī	SPC_DIGITALMODE_2BIT	1	Enables 2 digital channel to be acquired on the channel. ADC resolution is reduced to 14 bit for analog samples.				
I	SPC_DIGITALMODE_4BIT	2	Enables 4 digital channel to be acquired on the channel. ADC resolution is reduced to 12 bit for analog samples.				
I	SPC_DIGITALMODE_CHREPLACE	3	Enables 16 dig	gital channels to replace the analog sample for the particular channel.			

Enabling any other mode than SPC_DIGITALMODE_OFF is only possible if the option "digital inputs" is installed on the board.



Sample format

The 16 bit A/D samples are stored in twos complement in the 16 bit data word. 16 bit resolution means that data is ranging from - 32768...to...+32767. In standard mode the complete 16 bit contain the information of the A/D samples. If digital inputs are activated, depending on the digital mode these inputs are either stored in the upper bits or completely replace one A/D channel:

Bit	SPC_DIGITALMODE_OFF No digital bits are acquired	SPC_DIGITALMODE_4BIT A/D channel acquisition is reduced to 12 bit resolution	SPC_DIGITALMODE_2BIT A/D channel acquisition is reduced to 14 bit resolution	SPC_DIGITALMODE_CHREPLACE One A/D channel is completely replaced by 16 digital channels		
D15	ADx Bit 15 (MSB)	Digital bit 3 of channel x	Digital bit 1 of channel x	Digital bit 15 (digital bit 31)		
D14	ADx Bit 14	Digital bit 2 of channel x	Digital bit 0 of channel x	Digital bit 14 (digital bit 30)		
D13	ADx Bit 13	Digital bit 1 of channel x	ADx Bit 15 (MSB)	Digital bit 13 (digital bit 29)		
D12	ADx Bit 12	Digital bit 0 of channel x	ADx Bit 14	Digital bit 12 (digital bit 28)		
D11	ADx Bit 11	ADx Bit 15 (MSB)	ADx Bit 13	Digital bit 11 (digital bit 27)		
D10	ADx Bit 10	ADx Bit 14	ADx Bit 12	Digital bit 10 (digital bit 26)		
D9	ADx Bit 9	ADx Bit 13	ADx Bit 11	Digital bit 9 (digital bit 25)		
D8	ADx Bit 8	ADx Bit 12	ADx Bit 10	Digital bit 8 (digital bit 24)		
D7	ADx Bit 7	ADx Bit 11	ADx Bit 9	Digital bit 7 (digital bit 23)		
D6	ADx Bit 6	ADx Bit 10	ADx Bit 8	Digital bit 6 (digital bit 22)		
D5	ADx Bit 5	ADx Bit 9	ADx Bit 7	Digital bit 5 (digital bit 21)		
D4	ADx Bit 4	ADx Bit 8	ADx Bit 6	Digital bit 4 (digital bit 20)		
D3	ADx Bit 3	ADx Bit 7	ADx Bit 5	Digital bit 3 (digital bit 19)		
D2	ADx Bit 2	ADx Bit 6	ADx Bit 4	Digital bit 2 (digital bit 18)		
D1	ADx Bit 1	ADx Bit 5	ADx Bit 3	Digital bit 1 (digital bit 17)		
D0	ADx Bit O (LSB)	ADx Bit 4 (LSB)	ADx Bit 2 (LSB)	Digital bit 0 (digital bit 16)		

Pin assignment digital channels

The pin assignment of the digital channels and details about the connector and the flat-ribbon cable can be found in the chapter "Pin assignment of the multipin connector" in the appendix of this manual.

Electrical specifications

The electrical specifications of the digital inputs option can be found either in the technical data section of this manual or in the datasheet.

Error Codes

The following error codes could occur when a driver function has been called. Please check carefully the allowed setup for the register and change the settings to run the program.


error name	value (hex)	value (dec.)	error description
ERR_OK	Oh	0	Execution OK, no error.
ERR_INIT	1h	1	The board number is not in the range of 0 to 15. When initialisation is executed: the board number is yet initialised, the old definition will be used.
ERR_NR	2h	2	The board is not initialised yet. Use the function SpcInitPCIBoards first. If using ISA boards the function SpcInitBoard must be called first.
ERR_TYP	3h	3	Initialisation only: The type of board is unknown. This is a critical error. Please check whether the board is correctly plug in the slot and whether you have the latest driver version.
ERR_FNCNOTSUPPORTED	4h	4	This function is not supported by the hardware version.
ERR_BRDREMAP	5h	5	The board index remap table in the registry is wrong. Either delete this table or check it craefully for double values.
ERR_KERNELVERSION	6h	6	The version of the kernel driver is not matching the version of the DLL. Please do a complete reinstallation of the hardware driver. This error normally only occurs if someone copies the dll manually to the system direc- tory.
ERR_HWDRVVERSION	7h	7	The hardware needs a newer driver version to run properly. Please install the driver that was delivered together with the board.
ERR_ADRRANGE	8h	8	The address range is disabled (fatal error)
ERR_LASTERR	10h	16	Old Error waiting to be read. Please read the full error information before proceeding. The driver is locked until the error information has been read.
ERR_ABORT	20h	32	Abort of wait function. This return value just tells that the function has been aborted from another thread.
ERR_BOARDLOCKED	30h	48	Access to the driver already locked by another program. Stop the other program before starting this one. Only one program can access the driver at the time.
ERR_REG	100h	256	The register is not valid for this type of board.
ERR_VALUE	101h	257	The value for this register is not in a valid range. The allowed values and ranges are listed in the board spe- cific documentation.
ERR_FEATURE	102h	258	Feature (option) is not installed on this board. It's not possible to access this feature if it's not installed.
ERR_SEQUENCE	103h	259	Channel sequence is not allowed.
ERR_READABORT	104h	260	Data read is not allowed after aborting the data acquisition.
ERR_NOACCESS	105h	261	Access to this register denied. No access for user allowed.
ERR_POWERDOWN	106h	262	Not allowed if powerdown mode is activated.
ERR_TIMEOUT	107h	263	A timeout occured while waiting for an interrupt. Why this happens depends on the application. Please check whether the timeout value is programmed too small.
ERR_CHANNEL	110h	272	The channel number may not be accessed on the board: Either it is not a valid channel number or the chan- nel is not accessible due to the actual setup (e.g. Only channel 0 is accessible in interlace mode)
ERR_RUNNING	120h	288	The board is still running, this function is not available now or this register is not accessible now.
ERR_ADJUST	130h	304	Automatic adjustion has reported an error. Please check the boards inputs.
ERR_NOPCI	200h	512	No PCI BIOS is found on the system.
ERR_PCIVERSION	201h	513	The PCI bus has the wrong version. SPECTRUM PCI boards require PCI revision 2.1 or higher.
ERR_PCINOBOARDS	202h	514	No SPECTRUM PCI boards found. If you have a PCI board in your system please check whether it is cor- rectly plug into the slot connector and whether you have the latest driver version.
ERR_PCICHECKSUM	203h	515	The checksum of the board information has failed. This could be a critical hardware failure. Restart the sys- tem and check the connection of the board in the slot.
ERR_DMALOCKED	204h	516	DMA buffer not available now.
ERR_MEMALLOC	205h	517	Internal memory allocation failed. Please restart the system and be sure that there is enough free memory.
ERR_FIFOBUFOVERRUN	300h	768	Driver buffer overrun in FIFO mode. The hardware and the driver have been fast enough but the application software didn't manage to transfer the buffers in time.
ERR_FIFOHWOVERRUN	301h	769	Hardware buffer overrun in FIFO mode. The hardware transfer and the driver has not been fast enough. Please check the system for bottlenecks and make sure that the driver thread has enough time to transfer data.
ERR_FIFOFINISHED	302h	770	FIFO transfer has been finished, programmed number of buffers has been transferred.
ERR_FIFOSETUP	309h	777	FIFO setup not possible, transfer rate to high (max 250 MB/s).
ERR_TIMESTAMP_SYNC	310h	784	Synchronisation to external timestamp reference clock failed. At initialisation is checked wether there is a clock edge present at the input.
ERR_STARHUB	320h	800	The autorouting function of the star-hub initialisation has failed. Please check whether all cables are mounted correctly.

Pin assignment of the multipin connector

The 40 lead multipin connector is used for the additional digital inputs (on analog acquisition boards only) or additional digital outputs (on analog generation boards only).

The connector mentioned here is either mounted on the bracket of a digital I/O board or on an extra brakket.

The pin assignment is given in the table below.



Option "Digital inputs"

Al	A2	A3	A4	A5	A6	Α7	A8	A9	A10	AII	A12	A13	A14	A15	A16	A17	A18	A19	A20
DO	GND	DI	GND	D2	GND	D3	GND	D4	GND	D5	GND	D6	GND	D7	GND	n.c.	n.c.	n.c.	n.c.
81	B2	83 S	B4	BS	B6	В7	B8	B9	BIO	B11	B12	B13	B14	B15	B16	B17	B18	B19	B20
D8	GND	B	GND	D10	GND	DII	GND	D12 E	GND	D13	GND	D14	GND	D15 E	GND	n.c.	n.c.	n.c.	n.c.

Depending on the type of board and the selected mode, the digital inputs are either replacing an analog channel or can be found in the upper four bits of the analog channels.

When reducing the sample resolution for an analog channel to 12 bit, the corresponding digital channels are multiplexed with the analog samples as the following table showsg:

Channel 0	Channel 1	Channel 2	Channel 3
D0D3	D4D7	D8D11	D12D15

When reducing the sample resolution for an analog channel to 14 bit, the corresponding digital channels are multiplexed with the analog samples as the following table shows:

Channel 0	Channel 1	Channel 2	Channel 3
D0D1	D4D5	D8D9	D12D13

When the digital channels are instead set to completely replace an analog channel, the digital channels are


Channel 0 or Channel 1 or Channel 2 or Chann	el 3
D0D15	

Pin assignment of the multipin cable


The 40 lead multipin cable is used for the additional digital inputs (on analog acquisition boards only) or additional digital outputs (on analog generation boards only) as well as for the digital I/O or pattern generator boards.

The flat ribbon cable is shipped with the boards that are equipped with one or more of the above mentioned options. The cable ends are assembled with two standard 20 pole IDC socket connector so you can easily make connections to your type of equipment or DUT (device under test).

The pin assignment is given in the table in the according chapter of the appendix.



IDC footprints



The 20 pole IDC connectors have the following footprints. For easy usage in your PCB the cable footprint as well as the PCB top footprint are shown here. Please note that the PCB footprint is given as top view.



The following table shows the relation between the card connector pin and the IDC pin:t

IDC footprint pin	Card connector pin
1	A1, A21, A41, A61, B1, B21, B41 or B61
3	A3, A23, A43, A63, B3, B23, B43 or B63
5	A5, A25, A45, A65, B5, B25, B45 or B65
7	A7, A27, A47, A67, B7, B27, B47 or B67
9	A9, A29, A49, A69, B9, B29, B49 or B69
11	A9, A29, A49, A69, B9, B29, B49 or B69
13	A13, A33, A53, A73, B13, B33, B53 or B73
15	A15, A35, A55, A75, B15, B35, B55 or B75
17	A17, A37, A57, A77, B17, B37, B57 or B77
19	A19, A39, A59, A79, B19, B39, B59 or B79

Card connector pin	IDC footprint pin
A2, A22, A42, A62, B2, B22, B42 or B62	2
A4, A24, A44, A64, B4, B24, B44 or B64	4
A6, A26, A46, A66, B6, B26, B46 or B66	6
A8, A28, A48, A68, B8, B28, B48 or B68	8
A10, A30, A50, A70, B10, B30, B50 or B70	10
A12, A32, A52, A72, B12, B32, B52 or B72	12
A14, A34, A54, A74, B14, B34, B54 or B74	14
A16, A36, A56, A76, B16, B36, B56 or B76	16
A18, A38, A58, A78, B18, B38, B58 or B78	18
A20, A40, A60, A80, B20, B40, B60 or B80	20