

M4i.66xx-x8 - 16 bit 1.25 GS/s Arbitrary Waveform Generator

- Fast 16 bit arbitrary waveform generator
- One, two or four channels with 1.25 GS/s and 625 MS/s
- Output signal bandwidth up to 400 MHz
- Simultaneous signal generation on all channels
- Output level ±80 mV to ±2.5 V (±2.0 V) into 50 Ω (±160 mV to ±5 V (±4 V) into high-impedance loads)
- Fixed trigger to output delay
- Ultra Fast PCI Express x8 Gen 2 interface
- Huge 2 GSample on-board memory
- FIFO mode continuous streaming output
- Modes: Single-Shot, Loop, FIFO, Sequence Replay Mode, Gated, ...
- Two trigger input/output with AND/OR functionality
- Synchronization of up to 8 cards per system
- Direct data transfer to CUDA GPU using SCAPP option

Multi-Tone DDS Option

The DDS firmware option adds a new output mode with 23 individually programmable DDS cores. Each DDS core can be routed to different outputs allowing up to 20 DDS cores for a single output forming a multi-carrier, or multi-tone, signal source. Each core can be programmed for frequency, amplitude and phase. DDS commands can be issued with 6.4 ns spacing. Advanced commands like frequency slope, amplitude slope or digital outputs can be programmed. A programmable timer as well as external trigger can be used to advance DDS-commands.





- PCIe x8 Gen 2 Interface
- Works with x8/x16 PCIe slots
 Sustained streaming mode
- more than 2.8 GB/s*

Operating Systems

- Windows 7 (SP1), 8, 10, 11
- Server 2008 R2 and newer
- Linux Kernel 3.x, 4.x, 5.x, 6.x
- Windows/Linux 32 and 64 bit

Model	Bandwidth	1 channel	2 channels	4 channels
M4i.6630-x8		1.25 GS/s		
M4i.6631-x8	400 MHz	1.25 GS/s	1.25 GS/s	
M4i.6620-x8	200 MHz	625 MS/s		
M4i.6621-x8	200 MHz	625 MS/s	625 MS/s	
M4i.6622-x8	200 MHz	625 MS/s	625 MS/s	625 MS/s

Programming Languages

- C, C++, C#, Python
- Julia, Java, VB.NET, Delphi
- |V|
 - 1.4.1

General Information

The M4i.66xx-x8 series arbitrary waveform digitizers deliver the highest performance in both speed and resolution. The series includes PCIe cards with either one, two or four synchronous channels. The large onboard memory can be segmented to replay different waveform sequences.

SBench 6

MATLAB

LabVIEW

Supported Software

D

The AWG features a PCI Express x8 Gen 2 interface that offers outstanding data streaming performance. The interface and Spectrum's optimized drivers enable data transfer rates in excess of 2.8 GB/s** so that signals can be continuously replayed at a high output rate.

While the cards have been designed using the latest technology they are still software compatible with the drivers from earlier Spectrum waveform generator cards. So, existing customers can use the same software they developed for a 10 year old 20 MS/s AWG card and for an M4i series 1.25 GS/s AWG.

*Throughput measured with a motherboard chipset supporting a TLP size of 256 bytes.

Software Support

Windows drivers

The cards are delivered with drivers for Windows 7, Windows 8 and Windows 10 (32 bit and 64 bit). Programming examples for Visual C++, C++ Builder, Delphi, Visual Basic, VB.NET, C#, Julia, Python, Java and IVI are included.

Linux Drivers

All cards are delivered with full Linux support. Pre compiled kernel modules are included for the most common distributions like Fedora, Suse, Ubuntu LTS or Debian. The Linux support includes SMP systems, 32 bit and 64 bit systems, versatile programming examples for GNU C++,

Python and Julia, as well as the possibility to get the kernel driver sources for your own compilation.

SBench 6



A base license of SBench 6, the easyto-use graphical operating software for Spectrum cards, is included in the delivery. The base license makes it is possible to test the card, generate simple signals or load and replay previously stored SBench 6 signals. It's a valuable tool for checking the cards performance and assisting

with the units initial setup. The cards also come with a demo license for the SBench6 professional version. This license gives the user the opportunity to test the additional features of the professional version with their hardware. The professional version contains several advanced measurement functions, such as FFTs and X/Y display, import and export utilities as well as support for all replay modes including data streaming. Data streaming allows the cards to continuously replay data and transfer it directly from the PC RAM or hard disk. SBench 6 has been optimized to handle data files of several GBytes. SBench 6 runs under Windows as well as Linux (KDE and GNOME) operating systems. A test version of SBench 6 can be downloaded directly over the internet and can run the professional version in a simulation mode without any hardware installed. Existing customers can also request a demo license for the professional version from Spectrum. More details on SBench 6 can be found in the SBench 6 data sheet.

SCAPP - CUDA GPU based data processing



For applications requiring high performance signal and data processing Spectrum offers SCAPP (Spectrum's CUDA Access for Parallel Processing). The SCAPP SDK allows a direct link between Spectrum digitizers, AWGs or Digital Data Acquisition

Cards and CUDA based GPU cards. Once in the GPU users can harness the processing power of the GPU's multiple (up to 10000) processing cores and large (up to 48 GB) memories. SCAPP uses an RDMA (Linux only) process to send data at the full PCIe transfer speed to and from the GPU card. The SDK includes a set of examples for interaction between the Spectrum card and the GPU card and another set of CUDA parallel processing examples with easy building blocks for basic functions like filtering, averaging, data demultiplexing, data conversion or FFT. All the software is based on C/C++ and can easily be implemented, expanded and modified with normal programming skills.

Third-party products

Spectrum supports the most popular third-party software products such as LabVIEW or MATLAB. All drivers come with detailed documentation and working examples are included in the delivery.

Hardware features and options

PCI Express x8



The M4i series cards use a PCI Express x8 Gen 2 connection. They can be used in PCI Express x8 and x16 slots with Gen 1, Gen 2, Gen 3 or Gen4. The maximum sustained data transfer rate is more than

3.3 GByte/s (read direction) or 2.8 GByte/s (write direction) per slot. Server motherboards often recognize PCI Express x1, x2 or x4 connections in x8 or x16 slots. These slots can also be used with the M4i series cards but with reduced data transfer rates.

Connections

- The cards are equipped with SMA connectors for the analog signals as well as for the external trigger and clock input. In addition, there are five MMCX connectors that are used for an additional trigger input, a clock output and three multi-function I/O connectors. These multi-function connectors can be individually programmed to perform different functions:
- Trigger output
- Status output (armed, triggered, ready, ...)
- Synchronous digital inputs, being stored inside the analog data samples
- Asynchronous I/O lines

Singleshot output

When singleshot output is activated the data of the on-board memory is played exactly one time. The trigger source can be either one of the external trigger inputs or the software trigger. After the first trigger additional trigger events will be ignored.

Repeated output

When the repeated output mode is used the data of the on-board memory is played continuously for a programmed number of times or until a stop command is executed. The trigger source can be either one of the external trigger inputs or the software trigger. After the first trigger additional trigger events will be ignored.

External trigger input

All boards can be triggered using up to two external analog or digital signals. One external trigger input has two analog comparators that can define an edge or window trigger, a hysteresis trigger or a rearm trigger. The other input has one comparator that can be used for standard edge and level triggers.

Single Restart replay


When this mode is activated the data of the on-board memory will be replayed once after each trigger event. The trigger source can be either the external TTL trigger or software trigger.

FIFO mode

The FIFO mode is designed for continuous data transfer between PC memory or hard disk and the generation board. The control of the data stream is done automatically by the driver on an interrupt

request basis. The complete installed on-board memory is used for buffering data, making the continuous streaming extremely reliable.

Multiple Replay




The Multiple Replay mode allows the fast output generation on several trigger events without restarting the hardware. With this option very fast repetition rates can be


achieved. The on-board memory is divided into several segments of the same size. Each segment can contain different data which will then be played with the occurrence of each trigger event.

Gated Replay

programmed level.



The Gated Sampling mode allows data replay controlled by an external gate signal. Data is only replayed if the gate signal has attained a




eral data segments of different length. These data segments are chained up in a user chosen order using an additional sequence memory. In this sequence memory the number of loops for each segment can be programmed and trigger conditions can be defined to proceed from segment to segment. Using the sequence mode it is also possible to switch between replay waveforms by a simple software command or to redefine waveform data for segments simultaneously while other segments are being replayed. All triggerrelated and software-command-related functions are only working on single cards, not on star-hub-synchrnonized cards.

External clock input and output

Using a dedicated connector a sampling clock can be fed in from an external system. Additionally it's also possible to output the internally used sampling clock on a separate connector to synchronize external equipment to this clock.

Reference clock



The option to use a precise external reference clock (normally 10 MHz) is necessary to synchronize the instrument for high-quality

measurements with external equipment (like a signal source). It's also possible to enhance the quality of the sampling clock in this way. The driver automatically generates the requested sampling clock from the fed in reference clock.


<u>Star-Hub</u>



The Star-Hub is an additional module allowing the phase stable synchronization of up to 8 boards of a kind in one system. Independent of the number of boards there is no phase delay between all channels. The Star-Hub distributes trigger and clock information between all boards to ensure all connected boards are running with the same clock and trigger. All trigger

sources can be combined with a logical OR allowing all channels of all cards to be the trigger source at the same time.

Firmware Option Digital Pulse Generator




The digital pulse generator option adds 4 internal independent digital pulse generators with programmable duty cycle, output frequency, delay and number of loops. These digital pulse generators can be triggered by software, hardware trigger or can trig-

ger each other allowing to form complex pulse schemes to drive external equipment or experiments. The digital pulse generators can be output on the existing multi-XIO lines (XO, X1, ...) or can be used to trigger other pulse generators internally. Time resolution of the pulse generator depends on the cards type and the selected sampling rate and can be found in the technical data section.

The pulse generator option is a firmware option and can be later installed on all shipped cards.


Firmware Option Multi-Tone DDS

DDS - Direct Digital Synthesis - is a method for generating arbitrary periodic waveforms from a single, fixedfrequency reference clock and is widely used in signal generation applications. The DDS functionality implemented on Spectrum



Instrumentation's AWGs is based on the principle of adding multiple "DDS cores" to generate a multi-car-

rier (multi-tone) signal, with each carrier having its own well-defined frequency, amplitude and phase. The right-hand frequency plot shows 16 tones. In addition to these static parameters, there are also built in dynamic parameters like frequency and amplitude slope to allow for intrinsic linear changes for multiple cores.



Above, the example sequence of three commands for a single core, shows a fixed 20 MHz frequency with 60% amplitude in step 1, a 10 seconds frequency ramp with 6 MHz/s slope and full 100% amplitude in step 2 and finally, in step 3, a fixed 80 MHz frequency with 50% amplitude. Each step consists of only 3 to 4 single line commands to set the mode, frequency, amplitude and timing.

Each of the cores can either be added together and output, or specific groups of cores can be added together and output on a specific hardware output channel. A fast DMA mode allows the use of individual DDS command sequences for programming more advanced frequency changes, like shaped slopes or modulated sine signals.

The DDS option is a firmware option that can be field installed on all shipped cards and generatorNETBOX products. Each single internal AWG card of the generatorNETBOX can get this option with the full set of DDS cores for each AWG card.

Technical Data



Only figures that are given with a maximum reading or with a tolerance reading are guaranteed specifications. All other figures are typical characteristics that are given for information purposes only. Figures are valid for products stored for at least 2 hours inside the specified operating temperature range, after a 30 minute warm-up, after running an on-board calibration and with proper cooled products. All figures have been measured in lab environment with an environmental temperature between 20°C and 25°C and an altitude of less than 100 m.

Analog Outputs

Resolution D/A Interpolation

16	bit
no	interpolation

		M4i.662x/M4x.662x DN2.662/DN6.662x DN2.82x-04	M4i.663x/M4x.663x DN2.663/DN6.663 DN2.82x-02	high bandwidth version (1.25 GS/s + option -hbw)
Output amplitude into 50 Ω termination	software programmable	±80 mV up to ±2.5 V	±80 mV up to ±2 V	±80 mV up to ±480 mV
Output amplitude into high impedance loads	software programmable	±160 mV up to ±5 V	$\pm 160 \text{ mV}$ up to $\pm 4 \text{ V}$	±160 mV up to ±960 mV
Stepsize of output amplitude (50 Ω termination)		1 mV	1 mV	1 mV
Stepsize of output amplitude (high impedance)		2 mV	2 mV	2 mV
10% to 90% rise/fall time of 0 V to 480 mV pulse		1.5 ns	1.1 ns	440 ps
10% to 90% rise/fall time of 0 V to 2000 mV pulse		1.5 ns	1.1 ns	n.a.
Output offset	fixed	0 V		
Output Amplifier Path Selection	automatically by driver	Low Power path: ±80 mV to High Power path: ±420 mV		
Output Amplifier Setting Hysteresis	automatically by driver		t is using low power path it wil gh power path it will switch to	
Output amplifier path switching time		10 ms (output disabled while	switching)	
Filters	software programmable	bypass with no filter or one f	ixed filter	
DAC Differential non linearity (DNL)	DAC only	±0.5 LSB typical		
DAC Integral non linearity (INL)	DAC only	±1.0 LSB typical		
Output resistance		50 Ω		
Output coupling		DC		
Minimum output load		0 Ω (short circuit safe)		
Output accuracy	Low power path High power path	±0.5 mV ±0.1% of programs ±1.0 mV ±0.2% of programs		
Offset temperature drift	after warm-up and calibration	TBD		
Gain temperature drift	after warm-up and calibration	TBD		
Calibration	External		s the on-board references. All y external calibration is recom	calibration constants are stored in mended.
<u>Trigger</u>				
Available trigger modes	software programmable	External, Software, Window,	Re-Arm Or/And Delay PXI (
Triager edge	1 0			M4x only)
Trigger edge	software programmable	Rising edge, falling edge or		M4x only)
Trigger eage Trigger delay	software programmable software programmable			
	1 0		both edges	
Trigger delay	1 0	0 to (8GSamples - 32) = 858 40 samples 238.5 sample clocks + 16 n	both edges	f 32 samples PCSEQ_ENDLOOPONTRIG)
Trigger delay Multi, Gate: re-arming time Trigger to Output Delay Memory depth	software programmable sample rate ≤ 625 MS/s sample rate > 625 MS/s software programmable	0 to (8GSamples - 32) = 858 40 samples 238.5 sample clocks + 16 n 476.5 sample clocks + 16 n 32 up to [installed memory /	both edges 39934560 Samples in steps of s (valid for all modes except SI s (valid for all modes except SI ' number of active channels] sc	f 32 samples PCSEQ_ENDLOOPONTRIG PCSEQ_ENDLOOPONTRIG amples in steps of 32
Trigger delay Multi, Gate: re-arming time Trigger to Output Delay Memory depth Multiple Replay segment size	software programmable sample rate ≤ 625 MS/s sample rate > 625 MS/s	0 to (8GSamples - 32) = 858 40 samples 238.5 sample clocks + 16 n 476.5 sample clocks + 16 n 32 up to [installed memory / 16 up to [installed memory /	both edges 39934560 Samples in steps of s (valid for all modes except SI s (valid for all modes except SI	f 32 samples PCSEQ_ENDLOOPONTRIG PCSEQ_ENDLOOPONTRIG amples in steps of 32
Trigger delay Multi, Gate: re-arming time Trigger to Output Delay Memory depth Multiple Replay segment size Trigger accuracy (all sources)	software programmable sample rate ≤ 625 MS/s sample rate > 625 MS/s software programmable	0 to (8GSamples - 32) = 858 40 samples 238.5 sample clocks + 16 n 476.5 sample clocks + 16 n 32 up to [installed memory / 16 up to [installed memory / 1 sample	both edges 39934560 Samples in steps of s (valid for all modes except SI s (valid for all modes except SI ' number of active channels] sc	f 32 samples PCSEQ_ENDLOOPONTRIG) PCSEQ_ENDLOOPONTRIG) amples in steps of 32
Trigger delay Multi, Gate: re-arming time Trigger to Output Delay Memory depth Multiple Replay segment size	software programmable sample rate ≤ 625 MS/s sample rate > 625 MS/s software programmable	0 to (8GSamples - 32) = 858 40 samples 238.5 sample clocks + 16 n 476.5 sample clocks + 16 n 32 up to [installed memory / 16 up to [installed memory / 1 sample ≥ 2 samples	both edges 39934560 Samples in steps of s (valid for all modes except SI s (valid for all modes except SI ' number of active channels] sc ' 2 / active channels] samples	f 32 samples PCSEQ_ENDLOOPONTRIG) PCSEQ_ENDLOOPONTRIG) amples in steps of 32
Trigger delay Multi, Gate: re-arming time Trigger to Output Delay Memory depth Multiple Replay segment size Trigger accuracy (all sources) Minimum external trigger pulse width External trigger	software programmable sample rate ≤ 625 MS/s sample rate > 625 MS/s software programmable software programmable	0 to (8GSamples - 32) = 858 40 samples 238.5 sample clocks + 16 n 476.5 sample clocks + 16 n 32 up to [installed memory / 16 up to [installed memory / 1 sample	both edges 39934560 Samples in steps of s (valid for all modes except SI (valid for all modes except SI (number of active channels] sc (2 / active channels] samples Ext1	f 32 samples PCSEQ_ENDLOOPONTRIG) PCSEQ_ENDLOOPONTRIG) amples in steps of 32
Trigger delay Multi, Gate: re-arming time Trigger to Output Delay Memory depth Multiple Replay segment size Trigger accuracy (all sources) Minimum external trigger pulse width	software programmable sample rate ≤ 625 MS/s sample rate > 625 MS/s software programmable	0 to (8GSamples - 32) = 858 40 samples 238.5 sample clocks + 16 n 476.5 sample clocks + 16 n 32 up to [installed memory / 16 up to [installed memory / 1 sample ≥ 2 samples Ext0 50 Ω /1 k Ω	both edges 39934560 Samples in steps of s (valid for all modes except SI ' number of active channels] sc ' 2 / active channels] samples Ext1 1 kΩ	f 32 samples PCSEQ_ENDLOOPONTRIG) PCSEQ_ENDLOOPONTRIG) amples in steps of 32
Trigger delay Multi, Gate: re-arming time Trigger to Output Delay Memory depth Multiple Replay segment size Trigger accuracy (all sources) Minimum external trigger pulse width External trigger	software programmable sample rate ≤ 625 MS/s sample rate > 625 MS/s software programmable software programmable	0 to (8GSamples - 32) = 858 40 samples 238.5 sample clocks + 16 n 476.5 sample clocks + 16 n 32 up to [installed memory / 16 up to [installed memory / 1 sample ≥ 2 samples Ext0	both edges 39934560 Samples in steps of s (valid for all modes except SI number of active channels] sc ' 2 / active channels] samples Ext1 1 kΩ fixed DC	f 32 samples PCSEQ_ENDLOOPONTRIG) PCSEQ_ENDLOOPONTRIG) amples in steps of 32 in steps of 16
Trigger delay Multi, Gate: re-arming time Trigger to Output Delay Memory depth Multiple Replay segment size Trigger accuracy (all sources) Minimum external trigger pulse width External trigger External trigger impedance External trigger coupling External trigger type	software programmable sample rate ≤ 625 MS/s sample rate > 625 MS/s software programmable software programmable	0 to (8GSamples - 32) = 858 40 samples 238.5 sample clocks + 16 n 476.5 sample clocks + 16 n 32 up to [installed memory / 16 up to [installed memory / 1 sample ≥ 2 samples Ext0 50 Ω /1 k Ω	both edges 39934560 Samples in steps of s (valid for all modes except SI ' number of active channels] sc ' 2 / active channels] samples Ext1 1 kΩ fixed DC Single level con	f 32 samples PCSEQ_ENDLOOPONTRIG) PCSEQ_ENDLOOPONTRIG) amples in steps of 32 in steps of 16
Trigger delay Multi, Gate: re-arming time Trigger to Output Delay Memory depth Multiple Replay segment size Trigger accuracy (all sources) Minimum external trigger pulse width External trigger External trigger impedance External trigger coupling	software programmable sample rate ≤ 625 MS/s sample rate > 625 MS/s software programmable software programmable	0 to (8GSamples - 32) = 858 40 samples 238.5 sample clocks + 16 n 476.5 sample clocks + 16 n 32 up to [installed memory / 16 up to [installed memory / 1 sample ≥ 2 samples Ext0 50 Ω /1 k Ω AC or DC	both edges 39934560 Samples in steps of s (valid for all modes except SI number of active channels] sc ' 2 / active channels] samples Ext1 1 kΩ fixed DC Single level con	f 32 samples PCSEQ_ENDLOOPONTRIG) PCSEQ_ENDLOOPONTRIG) amples in steps of 32 in steps of 16
Trigger delay Multi, Gate: re-arming time Trigger to Output Delay Memory depth Multiple Replay segment size Trigger accuracy (all sources) Minimum external trigger pulse width External trigger External trigger impedance External trigger coupling External trigger type	software programmable sample rate ≤ 625 MS/s sample rate > 625 MS/s software programmable software programmable	0 to (8GSamples - 32) = 858 40 samples 238.5 sample clocks + 16 n 476.5 sample clocks + 16 n 32 up to [installed memory / 16 up to [installed memory / 1 sample \geq 2 samples Ext0 50 Ω /1 k Ω AC or DC Window comparator	both edges 39934560 Samples in steps of s (valid for all modes except SI ' number of active channels] sc ' 2 / active channels] samples Ext1 1 kΩ fixed DC Single level con 2), ±10 V	f 32 samples PCSEQ_ENDLOOPONTRIG) PCSEQ_ENDLOOPONTRIG) amples in steps of 32 in steps of 16
Trigger delay Multi, Gate: re-arming time Trigger to Output Delay Memory depth Multiple Replay segment size Trigger accuracy (all sources) Minimum external trigger pulse width External trigger External trigger impedance External trigger coupling External trigger ype External ingut level External ingut level	software programmable sample rate ≤ 625 MS/s sample rate > 625 MS/s software programmable software programmable	0 to (8GSamples - 32) = 858 40 samples 238.5 sample clocks + 16 n 476.5 sample clocks + 16 n 32 up to [installed memory / 16 up to [installed memory / 16 up to [installed memory / 1 sample ≥ 2 samples Ext0 50 Ω / 1 k Ω AC or DC Window comparator ±10 V (1 k Ω), ±2.5 V (50 Ω	both edges 39934560 Samples in steps of s (valid for all modes except SI ' number of active channels] sc ' 2 / active channels] samples Ext1 1 kΩ fixed DC Single level con 2), ±10 V	f 32 samples PCSEQ_ENDLOOPONTRIG) PCSEQ_ENDLOOPONTRIG) amples in steps of 32 in steps of 16 nparator le range = 0.5 V
Trigger delay Multi, Gate: re-arming time Trigger to Output Delay Memory depth Multiple Replay segment size Trigger accuracy (all sources) Minimum external trigger pulse width External trigger External trigger impedance External trigger coupling External trigger type External ingut level External ingut level External trigger sensitivity (minimum required signal swing)	software programmable sample rate ≤ 625 MS/s sample rate > 625 MS/s software programmable software programmable software programmable	0 to (8GSamples - 32) = 858 40 samples 238.5 sample clocks + 16 n 476.5 sample clocks + 16 n 32 up to [installed memory / 1 sample ≥ 2 samples Ext0 50 Ω / 1 k Ω AC or DC Window comparator ±10 V (1 k Ω), ±2.5 V (50 Ω 2.5% of full scale range ±10 V in steps of 10 mV ±30V	both edges 39934560 Samples in steps of s (valid for all modes except SI ' number of active channels] sac ' 2 / active channels] samples Ext1 1 kΩ fixed DC Single level con ±10 V 2.5% of full sca	f 32 samples PCSEQ_ENDLOOPONTRIG) PCSEQ_ENDLOOPONTRIG) amples in steps of 32 in steps of 16 nparator le range = 0.5 V
Trigger delay Multi, Gate: re-arming time Trigger to Output Delay Memory depth Multiple Replay segment size Trigger accuracy (all sources) Minimum external trigger pulse width External trigger External trigger coupling External trigger coupling External trigger soupling External trigger souther the source of the source o	software programmable sample rate ≤ 625 MS/s sample rate > 625 MS/s software programmable software programmable software programmable	0 to (8GSamples - 32) = 858 40 samples 238.5 sample clocks + 16 n 476.5 sample clocks + 16 n 32 up to [installed memory / 1 sample ≥ 2 samples Ext0 50 Ω /1 k Ω AC or DC Window comparator ±10 V (1 k Ω), ±2.5 V (50 Ω 2.5% of full scale range ±10 V in steps of 10 mV	both edges 39934560 Samples in steps of s (valid for all modes except SI s (valid for all modes except SI i number of active channels] sac i 2 / active channels] samples Ext1 1 kΩ fixed DC Single level con 2), ±10 V 2.5% of full sca ±10 V in steps	f 32 samples PCSEQ_ENDLOOPONTRIG) PCSEQ_ENDLOOPONTRIG) imples in steps of 32 in steps of 16 nparator le range = 0.5 V of 10 mV
Trigger delay Multi, Gate: re-arming time Trigger to Output Delay Memory depth Multiple Replay segment size Trigger accuracy (all sources) Minimum external trigger pulse width External trigger External trigger impedance External trigger coupling External trigger coupling External trigger type External input level External input level External trigger ensitivity (minimum required signal swing) External trigger level External trigger maximum voltage	software programmable sample rate ≤ 625 MS/s software programmable software programmable software programmable software programmable software programmable software programmable	0 to (8GSamples - 32) = 858 40 samples 238.5 sample clocks + 16 n 476.5 sample clocks + 16 n 32 up to [installed memory / 16 up to [installed memory / 1 sample ≥ 2 samples Ext0 50 Ω /1 k Ω AC or DC Window comparator ±10 V (1 k Ω), ±2.5 V (50 Ω 2.5% of full scale range ±10 V in steps of 10 mV ±30V DC to 200 MHz	both edges 39934560 Samples in steps of s (valid for all modes except SI ' number of active channels] sc ' 2 / active channels] samples Ext1 1 kΩ fixed DC Single level con 2), ±10 V 2.5% of full sca ±10 V in steps ±30 V n.a.	f 32 samples PCSEQ_ENDLOOPONTRIG) PCSEQ_ENDLOOPONTRIG) imples in steps of 32 in steps of 16 nparator le range = 0.5 V of 10 mV

<u>Clock</u>

Clock Modes	software programmable	internal PLL, external reference clock, Star-Hub sync (generatorNETBOX and M4i only), PXI Reference Clock (M4x only)
Internal clock accuracy		≤ ±20 ppm
Internal clock setup granularity		8 Hz (internal reference clock only, restrictions apply to external reference clock)
Setable Clock speeds		50 MHz to max sampling clock
Clock Setting Gaps		750 to 757 MHz, 1125 to 1145 MHz (no sampling clock possible in these gaps)
External reference clock range	software programmable	≥ 10 MHz and ≤ 1.25 GHz
External reference clock input impedance		50 Ω fixed
External reference clock input coupling		AC coupling
External reference clock input edge		Rising edge
External reference clock input type		Single-ended, sine wave or square wave
External reference clock input swing	square wave	0.3 V peak-peak up to 3.0 V peak-peak
External reference clock input swing	sine wave	1.0 V peak-peak up to 3.0 V peak-peak
External reference clock input max DC voltage		±30 V (with max 3.0 V difference between low and high level)
External reference clock input duty cycle requirement		45% to 55%
External reference clock output type		Single-ended, 3.3V LVPECL
Clock output	sampling clock ≤71.68 MHz	Clock output = sampling clock/4
Clock output	sampling clock >71.68 MHz	Clock output = sampling clock/8
Star-Hub synchronization clock modes	software selectable	Internal clock, external reference clock

Sequence Replay Mode (Mode available starting with firmware V1.14)

Number of sequence steps	software programmable	1 up to 4096 (sequence steps can be overloaded at runtime)
Number of memory segments	software programmable	2 up to 64k (segment data can be overloaded at runtime)
Minimum segment size	software programmable	384 samples (1 active channel), 192 samples (2 active channels), 96 samples (4 active channels), in steps of 32 samples.
Maximum segment size	software programmable	2 GS / active channels / number of sequence segments (round up to the next power of two)
Loop Count	software programmable	1 to (1M - 1) loops
Sequence Step Commands	software programmable	Loop for #Loops, Next, Loop until Trigger, End Sequence
Special Commands	software programmable	Data Overload at runtime, sequence steps overload at runtime, readout current replayed sequence step
Limitations for synchronized products		Software commands changing the sequence as well as "Loop until trigger" are not synchronized between cards. This also applies to multiple AWG modules in a generatorNETBOX.

Multi Purpose I/O lines (front-plate)

Number of multi purpose lines		three, named X0, X1, X2
Input: available signal types	software programmable	Asynchronous Digital-In
Input: impedance		10 kΩ to 3.3 V
Input: maximum voltage level		-0.5 V to +4.0 V
Input: signal levels		3.3 V LVTTL
Output: available signal types	software programmable	Asynchronous Digital-Out, Synchronous Digital-Out, Trigger Output, Run, Arm, Marker Output, System Clock
Output: impedance		50 Ω
Output: signal levels		3.3 V LVTTL
Output: type		3.3V LVTTL, TTL compatible for high impedance loads
Output: drive strength		Capable of driving 50 Ω loads, maximum drive strength ±48 mA
Output: update rate		sampling clock

Option M4i.xxxx-DDS (multi-tone DDS firmware)

Number of available DDS cores per AWG card		23
DDS core routing options	software programmable	Routed cores can individually be activated for output Ch0: 8, 12, 16 or 20 cores; Ch1: 1 or 5 cores Ch2: 1 or 5 cores Ch3: 1 or 5 cores
DDS commands	individual for each core	Set Frequency,, Set Amplitude, Set Phase, Frequency Slope, Amplitude Slope
DDS commands	for all cores	Reset, Execute Now, Execute at Trigger/Timer
DDS command transfer mode		single or DMA
DDS time resolution		1.25 GS/s (800 ps)
DDS timer resolution	software programmable	83.2 ns up to 27.48 s with a resolution of 6.4 ns
DDS frequency range	per core programmable	0 Hz up to 1.25 GHz with a resolution of 0.29 Hz. Frequencies above 625 MHz (Nyquist-Shannon) are mirrored
DDS amplitude range	per core programmable	-1.0 up to +1.0 with a resolution of 1/[2 ³²] programmed in relation to output level: +1.0 = 100% output, -1.0 = 100% inverted output
DDS phase range	per core programmable	-360° to $+360^{\circ}$ with a resolution of $360/4096 = 0.088^{\circ}$
DDS command buffer	single mode DMA mode	4k commands 512M commands in on-board RAM. More commands can reside in DMA buffer in PC-RAM.
Min user software to analog output latency	single mode DMA mode	10 us 20 us
Max continuous DDS command rate	single mode DMA mode	400 kHz 10 MHz
External trigger to DDS output change		ca. 554 ns (692 samples at 800 ps per sample)
Number of DDS options per generatorNETBOX		Each generatorNETBOX DN2.66x and DN6.66x contains multiple AWGs with either two or four channels. The user can individually decide how many of these internal AWGs should be equipped with the DDS option. Each single internal AWG needs a separate license.

Option M4i.xxxx-PulseGen

Number of internal pulse generators	4
Number of pulse generator output lines	3 (Existing multi-purpose outputs X0 to X2)
Time resolution of pulse generator	Pulse generator's sampling rate is derived from instrument's sampling rate and value can be read out. Maximum possible pulse generator update rate is 22xx: 156.25 MS/s (6.4 ns) 23xz: 156.25 MS/s (6.4 ns) 44xx: 125.00 MS/s (8.0 ns) 66xx: 156.25 MS/s (6.4 ns)
Programmable output modes	Single-shot, multiple repetitions on trigger, gated
Programmable trigger sources	Software, Card Trigger, Other Pulse Generator, XIO lines.
Programmable trigger gate	None, ARM state, RUN state
Programmable length (frequency)	2 to 4G samples in steps of 1 (32 bit)
Programmable width (duty cycle)	1 to 4G samples in steps of 1 (32 bit)
Programmable delay	0 to 4G samples in steps of 1 (32 bit)
Programmable loops	0 to 4G samples in steps of 1 (32 bit) - 0 = infinite
Output level of digital pulse generators	Please see section of multi-purpose I/O lines

Bandwidth and Slewrate

	Filter	Output Amplitude	M4i.663x-x8 M4x.663x-x8 DN2.663-xx DN6.663-xx DN6.663-xx DN2.82x-02	M4i.662x-x8 M4x.662x-x8 DN2.662-xx DN6.662-xx DN6.82x-04
Maximum Output Rate			1.25 GS/s	625 MS/s
-3dB Bandwidth	no Filter	±480 mV	400 MHz	200 MHz
-3dB Bandwidth	no Filter	±1000 mV	320 MHz	200 MHz
-3dB Bandwidth	no Filter	±2000 mV	320 MHz	200 MHz
-3dB Bandwidth	Filter	all	65 MHz	65 MHz
Slewrate	no Filter	±480 mV	4.5 V/ns	2.25 V/ns


Dynamic Parameters

				M4i.662x-x8 M4x.662x-x8 DN2.662-xx DN6.662-xx DN2.82x-04			
Test - Samplerate		625 MS/s		625	MS/s	625	MS/s
Output Frequency		10 MHz			٨Hz	50 MHz	
Output Level in 50 Ω	±480 mV	±1000mV	±2500mV	±480 mV	±2500mV	±480 mV	±2500mV
Used Filter		none	-	nc	ne	Filter e	nabled
NSD (typ)	-150 dBm/Hz	-149 dBm/Hz	-149 dBm/Hz	-150 dBm/Hz	-149 dBm/Hz	-150 dBm/Hz	-149 dBm/Hz
SNR (typ)	70.7 dB	72.4 dB	63.1 dB	65.3 dB	64.4 dB	67.5 dB	69.4 dB
THD (typ)	-73.3 dB	-70.5 dB	-49.7 dB	-64.1 dB	-39.1 dB	-68.4 dB	-50.4 dB
SINAD (typ)	69.0 dB	67.7 dB	49.5 dB	61.6 dB	39.1 dB	64.9 dB	50.3 dB
SFDR (typ), excl harm.	98 dB	98 dB	99 dB	86 dB	76 dB	88 dB	89 dB
ENOB (SINAD)	11.2	11.0	8.0	10.0	6.2	10.5	8.1
enob (SNR)	11.5	11.7	10.2	10.5	10.4	10.9	11.2

				M4i.663x-x8 M4x.663x-x8 DN2.663-xx DN6.663-xx DN6.663-xx DN2.82x-02			
Test - Samplerate		1.25 GS/s		1.25	GS/s	1.25	GS/s
Output Frequency		10 MHz			٨Hz	50 MHz	
Output Level in 50 Ω	±480 mV	±1000mV	±2000mV	±480 mV	±2000mV	±480 mV	±2000mV
Used Filter		none	•	no	ne	Filter e	nabled
NSD (typ)	-150 dBm/Hz	-149 dBm/Hz	-149 dBm/Hz	-150 dBm/Hz	-149 dBm/Hz	-150 dBm/Hz	-149 dBm/Hz
SNR (typ)	70.5 dB	72.1 dB	71.4 dB	65.2 dB	65.0 dB	67.2 dB	68.2 dB
THD (typ)	-74.5 dB	-73.5 dB	-59.1 dB	-60.9 dB	-43.9 dB	-67.9 dB	-63.1 dB
SINAD (typ)	69.3 dB	69.7 dB	59 dB	59.5 dB	43.9 dB	64.5 dB	61.9 dB
SFDR (typ), excl harm.	96 dB	97 dB	98 dB	85 dB	84 dB	87 dB	87 dB
ENOB (SINAD)	11.2	11.2	9.5	9.6	6.9	10.4	10.0
ENOB (SNR)	11.5	11.5	11.5	10.5	10.5	10.9	11.0

THD and SFDR are measured at the given output level and 50 Ohm termination with a high resolution M3i.4860/M4i.4450-x8 data acquisition card and are calculated from the spectrum. Noise Spectral Density is measured with built-in calculation from an HP E4401B Spectrum Analyzer. All available D/A channels are activated for the tests. SNR and SFDR figures may differ depending on the quality of the used PC. NSD = Noise Spectral Density, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range.

SFDR and THD versus signal frequency



SMA female

SMA female

MMCX female

MMCX female

MMCX female (3 lines)

500 connection cycles

50 connection cycles

30 connection cycles

SMA female (one for each single-ended input)

- Measurements done with a spectrum analyzer bandwidth of 1.5 GHz
- Please note that the bandwidth of the high range output is limited to 320 MHz
- Please note that the output bandwidth limit also affects the THD as harmonics higher than the bandwidth are filtered

Connectors

Analog Inputs/Analog Outputs Trigger 0 Input Clock Input Trigger 1 Input Clock Output Multi Purpose I/O

Connection Cycles

All connectors have an expected lifetime as specified below. Please avoid to exceed the specified connection cycles or use connector savers. SMA connector 500 connection cycles

MMCX connector

PCle connector PCle power connector

Environmental and Physical Details

Dimension (Single Card)		L x H x W: 241 mm (¾ PCIe length) x 107 mm x 20 mm (single slot width)
Dimension (Card with option SH8tm installed)		241 mm (¾ PCle length) x 107 mm x 40 mm (double slot width, extends W by 1 slot right of the main card's bracket, on "component side" of the PCle card.)
Dimension (Card with option SH8ex installed)		Extends L to 312 mm (full PCIe length) x 107 mm x 20 mm (single slot width)
Dimension (Card with option M4i.44xx-DigSMA installed)		241 mm (¾ PCIe length) x 107 mm x 40 mm (double slot width, extends W by 1 slot left of the main card's bracket, on "solder side" of the PCIe card.)
Weight (M4i.44xx series)	maximum	290 g
Weight (M4i.22xx, M4i.23xx, M4i.66xx, M4i.77xx series)	maximum	420 g
Weight (Option star-hub -sh8ex, -sh8tm)	including 8 sync cables	130 g
Weight (Option M4i.44xx-DigSMA)		320 g
Warm up time		10 minutes
Operating temperature		0°C to 50°C
Storage temperature		-10°C to 70°C
Humidity		10% to 90%
Dimension of packing	1 or 2 cards	470 mm x 250 mm x 130 cm
Volume weight of packing	1 or 2 cards	4 kg

PCI Express specific details

PCle slot type PCle slot compatibility (physical) PCle slot compatibility (electrical) Sustained streaming mode (Card-to-System): M4i.22xx, M4i.23xx, M4i.44xx, M4i.77xx Sustained streaming mode (System-to-Card): M4i.66xx x8 Generation 2 (Gen2) x8/x16 x1, x2, x4, x8, x16 with PCIe Gen1, Gen2, Gen3, Gen4 or Gen5 > 3.4 GB/s (measured with a chipset supporting a TLP size of 256 bytes, using PCIe x8 Gen2) > 2.8 GB/s (measured with a chipset supporting a TLP size of 256 bytes, using PCIe x8 Gen2)

Cable-Type: Cab-3mA-xx-xx

Cable-Type: Cab-3mA-xx-xx

Cable-Type: Cab-3mA-xx-xx

Cable-Type: Cab-1m-xx-xx

Cable-Type: Cab-1m-xx-xx

Cable-Type: Cab-1m-xx-xx

Certification, Compliance, Warranty

Conformity Declaration	EN 17050-1:2010	General Requirements
EU Directives	2014/30/EU	EMC - Electromagnetic Compatibility
	2014/35/EU 2011/65/EU	LVD - Electrical equipment designed for use within certain voltage limits RoHS - Restriction of the use of certain hazardous substances in electrical and electronic equipment
	2006/1907/EC	REACH - Registration, Evaluation, Authorisation and Restriction of Chemicals
	2012/19/EU	WEEE - Waste from Electrical and Electronic Equipment
Compliance Standards	EN 61010-1: 2010	Safety regulations for electrical measuring, control, regulating and laboratory devices - Part 1: General requirement
	EN 61187:1994	Electrical and electronic measuring equipment - Documentation
	EN 61326-1:2021	Electrical equipment for measurement, control and laboratory use
	EN 61326-2-1:2021	EMC requirements - Part 1: General requirements
		EMC requirements - Part 2-1: Particular requirements - Test configurations, operational conditions and performance cri- teria for sensitive test and measurement equipment for EMC unprotected applications
	EN IEC 63000:2018	Technical documentation for the assessment of electrical and electronic products with respect to the restriction of haz- ardous substances
Product warranty	5 years starting with the	day of delivery
Software and firmware updates	Life-time, free of charge	


Power Consumption

		PCI EXPRESS			
		3.3V	12 V	Total	
M4i.6620-x8	Typical values: All channels activated, Sample rate: 625 MSps	0.2 A	2.5 A	31 W	
M4i.6621-x8	Output signal: 31.25 MHz sine wave, Output level: +/- 1 V into 50 Ω load	0.2 A	2.7 A	33 W	
M4i.6622-x8		0.2 A	3.0 A	36 W	
M4i.6620-x8	Typical values: All channels activated, Sample rate: 625 MSps	0.2 A	2.6 A	32 W	
M4i.6621-x8	Output signal: 31.25 MHz sine wave, Output level: +/- 2.5 V into 50 Ω load	0.2 A	2.9 A	35 W	
M4i.6622-x8		0.2 A	3.3 A	40 W	
M4i.6630-x8	Typical values: All channels activated, Sample rate: 1.25 GSps	0.2 A	2.7 A	33 W	
M4i.6631-x8	Output signal: 31.25 MHz sine wave, Output level: +/- 1 V into 50 Ω load	0.2 A	3.0 A	36 W	
M4i.6630-x8	Typical values: All channels activated, Sample rate: 1.25 GSps	0.2 A	2.9 A	35 W	
M4i.6631-x8	Output signal: 31.25 MHz sine wave, Output level: +/- 2.0 V into 50 Ω load	0.2 A	3.3 A	40 W	

<u>MTBF</u>

MTBF

Hardware block diagram



400.000

Order Information

The card is delivered with 2 GSample on-board memory and supports standard replay, FIFO replay (streaming), Multiple Replay, Gated Replay, Continuous Replay (Loop), Single-Restart as well as Sequence. Operating system drivers for Windows/Linux 32 bit and 64 bit, examples for C/C++, LabVIEW (Windows), MATLAB (Windows and Linux), IVI, .NET, Delphi, Java, Python, Julia and a Base license of the measurement software SBench 6 are included.

Adapter cables are not included. Please order separately!

PCI Express x8	Order no.	Bandwidt	n Standard mer	n 1 channel	2 channels	4 channels				
	M4i,6620-x8	200 MHz	2 GSample	625 MS/s						
	M4i.6621-x8	200 MHz	•	625 MS/s	625 MS/s					
	M4i.6622-x8	200 MHz	2 GSample	625 MS/s	625 MS/s	625 MS/s				
	M4i.6630-x8	400 MHz	2 GSample	1.25 GS/s						
	M4i.6631-x8	400 MHz	2 GSample	1.25 GS/s	1.25 GS/s					
<u>Options</u>	Order no.	Option								
	M4i.xxxx-SH8ex ⁽¹⁾	Synchronization Star-Hub for up to 8 cards (extension), only one slot width, extension of the card to full PCI Express length (312 mm). 8 synchronization cables included.								
	M4i.xxxx-SH8tm ⁽¹⁾	Synchronization Star-Hub for up to 8 cards (top mount), two slots width, top mounted on card. 8 syn- chronization cables included.								
	M4i-upgrade	Upgrade for M4i.xxxx: Later installation of option Star-Hub								
Options	Order no.	Order no. Option								
	M4i.663x-hbw					.25 GS/s only. Outpu option needed per AV				
Firmware Options	Order no.	Option								
•	M4i.66xx-DDS									
		Firmware Option multi-carrier DDS mode: adds 23 programmable DDS cores to the AWG. Each core can be programmed with single commands for frequency, amplitude, phase, frequency slope, ampli-								
	M4i.xxxx-PulseGen	tude slope Firmware		ly programmable di	igital pulse generato	rs that use the XIO line	es for out-			
		Firmware Option: adds 4 freely programmable digital pulse generators that use the XIO lines for out- put (later installation by firmware -upgrade available)								
Standard Cables			Order no.							
	for Connections	Length	to BNC male	to BNC female	to SMA male	to SMA female	to SMB female			
	Analog/Clock-In/Trig-In	80 cm	Cab-3mA-9m-80	Cab-3mA-9f-80	Cab-3mA-3mA-80		Cab-3f-3mA-80			
	Analog/Clock-In/Trig-In	200 cm	Cab-3mA-9m-200	Cab-3mA-9f-200	Cab-3mA-3mA-20	0	Cab-3f-3mA-200			
	Probes (short)	5 cm		Cab-3mA-9f-5						
	Clk-Out/Trig-Out/Extra	80 cm	Cab-1m-9m-80	Cab-1m-9f-80	Cab-1m-3mA-80	Cab-1m-3fA-80	Cab-1m-3f-80			
	Clk-Out/Trig-Out/Extra	200 cm	Cab-1m-9m-200	Cab-1m-9f200	Cab-1m-3mA-200	Cab-1m-3fA-200	Cab-1m-3f-200			
	Information	The standard adapter cables are based on RG174 cables and have a nominal attenuation of 0.3 dB/m at 100 MHz a 0.5 dB/m at 250 MHz. For high speed signals we recommend the low loss cables series CHF								
Services	Order no.									
<u></u>	Recal	Recalibra	ion at Spectrum incl	. calibration protoco	bl					
Low Loss Cables	Order No.	Option		CMA 200						
	CHF-3mA-3mA-200 CHF-3mA-9m-200	Low loss cables SMA male to SMA male 200 cm								
	Information	Low loss cables SMA male to BNC male 200 cm The low loss adapter cables are based on MF141 cables and have an attenuation of 0.3 dB/m at 500 MHz and								
	mornanon	0.5 dB/m at 1.5 GHz. They are recommended for signal frequencies of 200 MHz and above.								
Software SBench6	Order no.									
	SBenchó	Base vers	on included in deliv	erv. Supports stando	ard mode for one ca	rd.				
	SBench6-Pro	Base version included in delivery. Supports standard mode for one card. Professional version for one card: FIFO mode, export/import, calculation functions								
	SBench6-Multi	Option multiple cards: Needs SBench6-Pro. Handles multiple synchronized cards in one system.								
	Volume Licenses	Please ask Spectrum for details.								
Software Options	Order no.									
-	SPc-RServer	Remote Server Software Package - LAN remote access for M2i/M3i/M4i/M4x/M2p/M5i cards								
	SPc-SCAPP	Spectrum's CUDA Access for Parallel Processing - SDK for direct data transfer between Spectrum card and CUDA GPU. Includes RDMA activation and examples.								
		ana CUD.	a GPU. Includes RDI	via activation and e	examples.					

 $^{(1)}$: Just one of the options can be installed on a card at a time.

(2) : Third party product with warranty differing from our export conditions. No volume rebate possible.

Technical changes and printing errors possible

Iechnical changes and printing errors possible Search, digitizerNETBOX, generatorNETBOX and hybridNETBOX are registered trademarks of Spectrum Instrumentation GmbH. Microsoft, Visual C++, Windows, Windows V8, Windows NT, Windows XP, Windows Vista, Windows 7, Windows 8, Windows 10 and Windows 11 are trademarks/registered trademarks of Microsoft Corporation. LabVIEW, DASVLab, Diadem and LabWindows/CVI are trademarks/registered trademarks of National Instruments Corporation. MATLAB is a trademark/registered trademarks of The Mathworks, Inc. Delphi and C++ Builder are trademarks/registered trademarks of Embarcadero Technologies, Inc. IV is a registered trademark of IV IF outcome of Plant and PCI-SIG are trademarks of Orcel and/or its affiliates. Python is a trademark registered trademark of Python Software Foundation. Julia is a trademark/registered trademark of Julia Computing, Inc. PCIe, PCI Express and PCI-SIG are trademarks of PCI-SIG. UXI is a registered trademark of the UXI Consortium. PICMG and CompactPCI are trademarks of the PCI Industrial Com-putation Manufacturers Group. Intel and Intel Core 13, Core 15, Core 17, Core i9 and Xeon are trademarks and/or registered trademarks of Intel Corporation. AMD, Opteron, Sempron, Phenom, FX, Ryzen and EPVC are trademarks of NVIDIA Corporation.