

digitizerNETBOX

DN2.49x-xx DN6.49x-xx

Ethernet/LXI remote digitizer with 16 bit resolution

Hardware Manual Software Driver Manual

English version

May 7, 2020

(c) SPECTRUM INSTRUMENTATION GMBH AHRENSFELDER WEG 13-17, 22927 GROSSHANSDORF, GERMANY

SBench, digitizerNETBOX and generatorNETBOX are registered trademarks of Spectrum Instrumentation GmbH.

Microsoft, Visual C++, Windows, Windows 98, Windows NT, Windows 2000, Windows XP, Windows Vista, Windows 7, Windows 8,

Windows 10 and Windows Server are trademarks/registered trademarks of Microsoft Corporation.

LabVIEW, DASYLab, Diadem and LabWindows/CVI are trademarks/registered trademarks of National Instruments Corporation.

MATLAB is a trademark/registered trademark of The Mathworks, Inc.

Delphi and C++Builder are trademarks or registered trademarks of Embarcadero Technologies, Inc.

Keysight VEE, VEE Pro and VEE OneLab are trademarks/registered trademarks of Keysight Technologies, Inc.

FlexPro is a registered trademark of Weisang GmbH & Co. KG.

PCIe, PCI Express, PCI-X and PCI-SIG are trademarks of PCI-SIG.

PICMG and CompactPCI are trademarks of the PCI Industrial Computation Manufacturers Group.

PXI is a trademark of the PXI Systems Alliance.

LXI is a registered trademark of the LXI Consortium.

IVI is a registered trademark of the IVI Foundation

Oracle and Java are registered trademarks of Oracle and/or its affiliates.

Intel and Intel Core i3, Core i5, Core i7, Core i9 and Xeon are trademarks and/or registered trademarks of Intel Corporation.

AMD, Opteron, Sempron, Phenom, FX, Ryzen and EPYC are trademarks and/or registered trademarks of Advanced Micro Devices.

NVIDIA, CUDA, GeForce, Quadro and Tesla are trademarks and/or registered trademarks of NVIDIA Corporation.

Introduction	9
Preface	9
General Information	9
digitizerNETBOX Overview	9
Internal Digitizer Modules	9
Differences between plain cards and digitizer modules inside the digitizerNETBOX	
Overview of digitizer modules inside the DN2.49x and DN6.49x digitizerNETBOX	10
Different models of the DN2.49x series	11
Additional options for DN2 products	11
19" Rack Mount Kit	11
DC Power Supply	11
Digital inputs	11
Different models of the DN6.49x series	12
Additional options for DN6 products	12
19" Rack Mount Kit	12
AC Cable Options	
The Spectrum type plate	14
Hardware information	
Block diagram of digitizerNETBOX DN2.49x and DN6.49x:	15
Block diagram of a single internal digitizer module:	15
DN2 / DN6 Technical Data	16
DN2 specific Technical Data	
DN6 specific Technical Data	18
DN2 Order Information	
DN6 Order Information	20
Hardware Installation	21
Warnings	
ESD Precautions	
Opening the Chassis	
Cooling Precautions.	
Sources of noise	
Installing 19" rack mount option for DN2	
Installing 19" rack mount option for DN6	22
Setup of digitizerNETBOX/generatorNETBOX	23
Connections	
Back Side DN2	
Front Panel DN2	
Front Panel DN6	
Ethernet Default Settings	
Detecting the digitizerNETBOX	26
Discovery Function	
Finding the digitizerNETBOX/generatorNETBOX in the network	
Troubleshooting	27
•	
Software Driver Installation	
Needed Software for operating	
Location	
Linux	
Overview	
Standard Driver Installation	
Standard Driver Update	
Compilation of kernel driver sources (optional and local cards only)	
Update of a self compiled kernel driver	
Installing the library only without a kernel (for remote devices)	
Control Center	

Software Overview	
Card Control Center	
Discovery of Remote Cards and digitizerNETBOX/generatorNETBOX products	
Wake On LAN of digitizerNETBOX/generatorNETBOX	33
Netbox Monitor	
Device identification	
Hardware information	35
Firmware information	
Software License information	36
Driver information	
Installing and removing Demo cards	
Feature upgrade	37
Software License upgrade	
Performing card calibration	
Performing memory test	
Transfer speed test	37
Debug logging for support cases	
Device mapping	
Accessing the hardware with SBench 6	39
C/C++ Driver Interface	
Header files	
General Information on Windows 64 bit drivers.	40
Microsoft Visual C++ 6.0, 2005 and newer 32 Bit.	40
Microsoft Visual C++ 2005 and newer 64 Bit	40
C++ Builder 32 Bit	
Linux Gnu C/C++ 32/64 Bit	
C++ for .NET	
Other Windows C/C++ compilers 32 Bit	41
Other Windows C/C++ compilers 64 Bit	
Driver functions	
Delphi (Pascal) Programming Interface	
Driver interface	
Examples	
Library	
Declaration	
Using C#	
Using Managed C++/CLI	
Using VB.NET	50
Using J#	
Python Programming Interface and Examples.	51
Driver interface	51
Examples	
Java Programming Interface and Examples	
Driver interface	
Examples	
LabVIEW driver and examples	
MATLAB driver and examples	
·	
ntegrated Webserver	55
Home Screen	55
LAN Configuration	55
Status	56
Security	56
Documentation	56
Firmware Update	57
Power	57
Downloads	
Logging	57
Access	58
Embedded Server	58
Login/Logout	58

IVI Driver	59
About IVI	
General Concept of the Spectrum IVI driver	
Supported Spectrum Hardware	60
Supported data acquisition card families:	60
Supported digitizerNFTBOX families	60
Supported digitizerNETBOX families Supported generatorNETBOX families	۵۵
IVI Compliance	۵۵
Supported Operating Systems	
Supported Operating Systems	
Supported Standard Driver Features	O
IVIScope Supported Class Capabilities	
IVIDigitizer Supported Class Capabilities	01
IVIFGen Supported Class Capabilities	
Find more Information on IVI	
General Information on IVI	
IVI Getting Started Guides and Videos	62
Installation	
Installer	
Shared Components	
Installation Procedure	62
Installation of the IVI driver package	
Configuration Store	64
General Information	64
Repeated Capabilities	64
·	
rogramming the Board	65
Overview	
Register tables	65
Programming examples	65
Initialization	
Initialization of Remote Products	66
Error handling	
Gathering information from the card	67
Card type	67
Hardware version	
Firmware versions	
Production date	
Last calibration date (analog cards only)	
Serial number	
Maximum possible sampling rate	
Installed memory	
Installed fleatures and options	70
Miscellaneous Card Information	/ I
Function type of the card	
Used type of driver	
Reset	
digitizerNETBOX/generatorNETBOX specific registers	/4
nalog Inputs	75
Channel Selection	
Single-ended inputs	
Differential Inputs	
Mixed single-ended and differential inputs	
Important note on channel selection	
Setting up the inputs	
Input ranges	
Input offset	81
Input termination	
Automatic on-board calibration of the offset and gain settings	
Read out of input features	83

Acquisition modes	
Överview	
Setup of the mode	
Commands	
Card Status	
Generation card status overview	
Data Transfer	
Standard Single acquisition mode	
Card mode	
Memory, Pre- and Posttrigger	
Example	
FIFO Single acquisition mode	
Card mode	
Length and Pretrigger	
Difference to standard single acquisition mode	
Example FIFO acquisition	
Limits of pre trigger, post trigger, memory size	
Buffer handling	
Data organisation	
Sample format	
Converting ADC samples to voltage values	
	0.0
lock generation	
Overview	
The different clock modes	
Clock Mode Register	
Internally generated sample rate	
Standard internal sampling clock (PLL)	
Using plain Quartz1 without PLL	
Using plain Quartz2 without PLL (optional)	
External reference clock	
Oversampling	101
rigger modes and appendant registers	102
General Description	
Trigger Engine Overview	102
Trigger masks	
Trigger OR mask	
Trigger AND mask	
Software trigger	
Force- and Enable trigger	
Delay trigger	
External TTL trigger	106
Edge and level triggers	
Pulsewidth triggers	108
Channel Trigger	
Overview of the channel trigger registers	
Channel trigger level	
Pulsewidth counter	
Detailed description of the channel trigger modes	
,	
Node Multiple Recording	
Recording modes	
Standard Mode	
FIFO Mode	
Limits of pre trigger, post trigger, memory size	
Multiple Recording and Timestamps	
Trigger Modes	
Trigger Counter	
Trigger Output	
Programming examples	121

Mode Gated Sampling	
Acquisition modes	
Standard Mode	
FIFO Mode	
Limits of pre trigger, post trigger, memory size	
Gate-End Alignment	
Trigger	
Trigger Output	
Edge and level triggers	
Pulsewidth triggers	
Channel triggers modes	
Programming examples.	
imestamps	133
General information	
Example for setting timestamp mode:	133
Limits	
Timestamp modes	
Standard mode	
StartReset mode	
Refclock mode	
Reading out the timestamps	
General	
Data Transfer using DMA	
Data Transfer using Polling	
Comparison of DMA and polling commands	
Data format	139
Combination of Memory Segmentation Options with Timestamps	
Multiple Recording and Timestamps	
Gate-End Alignment	
ABA Mode and Timestamps	
ABA mode (dual timebase)	
General information	
Standard Mode	
FIFO Mode	
Limits of pre trigger, post trigger, memory size	144
Example for setting ABA mode: Reading out ABA data	
General	
Data Transfer using DMA	
Data Transfer using Polling	
Comparison of DMA and polling commands.	
Comparison of Divia and poining commands	140
)ption Star-Hub	149
Star-Hub introduction	
Star-Hub trigger engine	
Star-Hub clock engine	
Software Interface	
Star-Hub Initialization	
	150
Setup of Synchronization and Clock	150
Setup of Trigger	
·	
Setup of Trigger	
Setup of Trigger Trigger Delay on synchronized cards Run the synchronized cards Error Handling	
Setup of Trigger Trigger Delay on synchronized cards Run the synchronized cards Error Handling Excluding cards from trigger synchronization	
Setup of Trigger Trigger Delay on synchronized cards Run the synchronized cards Error Handling	
Setup of Trigger Trigger Delay on synchronized cards Run the synchronized cards Error Handling Excluding cards from trigger synchronization SH-Direct: using the Star-Hub clock directly without synchronization	
Setup of Trigger Trigger Delay on synchronized cards Run the synchronized cards Error Handling Excluding cards from trigger synchronization SH-Direct: using the Star-Hub clock directly without synchronization	
Setup of Trigger Trigger Delay on synchronized cards Run the synchronized cards Error Handling Excluding cards from trigger synchronization SH-Direct: using the Star-Hub clock directly without synchronization Option Digital inputs Digital mode selection. Sample format	
Setup of Trigger Trigger Delay on synchronized cards Run the synchronized cards Error Handling Excluding cards from trigger synchronization SH-Direct: using the Star-Hub clock directly without synchronization Option Digital inputs Digital mode selection Sample format Converting ADC samples to voltage values	
Setup of Trigger Trigger Delay on synchronized cards Run the synchronized cards Error Handling Excluding cards from trigger synchronization SH-Direct: using the Star-Hub clock directly without synchronization Option Digital inputs Digital mode selection Sample format	

Option Embedded Server	158
Acessing the Embedded Server	158
Acessing the Embedded Server	
Login	158
Mounting network folders	
Access to NTP (Network Time Protocol)	158
Editors	150
Installing packages Programming Accessing the cards Examples Autostart	159
Programming	159
Accessing the cards	159
Fxamples	159
Autostart	159
LEDs	
Appendix	161
Error Codes	
Spectrum Knowledge Base	
Details on M2i cards clock and trigger I/O section	

Introduction Preface

Introduction

Preface

This manual provides detailed information on the hardware features of your Spectrum instrument. This information includes technical data, specifications, block diagrams and a connector description.

In addition, this guide takes you through the process of installing and recognizing your hardware and also describes the installation of the delivered driver package for each operating system.

Finally this manual provides you with the complete software information of the hardware and the related driver. The reader of this manual will be able to control the instrument from any PC system with one of the supported operating systems and one of the supported operating software packages.

Please note that this manual provides no description for specific driver parts such as those for IVI, LabVIEW or MATLAB. These driver manuals are available on USB-Stick or on the Spectrum website.

For any new information on the board as well as new available options or memory upgrades please contact our website www.spectrum-instrumentation.com. You will also find the current driver package with the latest bug fixes and new features on our site.

Please read this manual carefully before you install any hardware or software. Spectrum is not responsible for any hardware failures resulting from incorrect usage.



General Information

The DN2.49x series allows recording of up to 16 channels in the medium speed segment and with the DN6.49x series up to 48 channels in one instrument are available.

Due to the proven design a wide variety of 16 bit digitizerNETBOX products can be offered. These products are available in several versions and different speed grades making it possible for the user to find a individual solution.

The digitizerNETBOX products can be used with maximum sample rates of up to 10 MS/s, 30 MS/s or 60 MS/s using either four up to 48 single-ended (SE) channels or two up to 24 differential channels. As an option 16 or 32 digital inputs can be recorded synchronously with multiple software controlled data storage options. The installed memory of up to 2 GSample per DN2 digitizer unit or up to 6 GSample per DN6 digitizer unit will be used for fast data recording. It can completely be used by the current active channels. If using slower data rates the memory can be switched to a FIFO buffer and data will be transferred online over Ethernet to the PC memory or to hard disk.

Application examples: Laboratory equipment, Super-sonics, LDA/PDA, Radar, Spectroscopy.

digitizerNETBOX Overview

The series of digitizerNETBOX products are remote powerful digitizer instruments with GBit Ethernet connection following the LXI Core 2011 standard. The proven internal digitizer modules, a stable chassis, an embedded remote controller, sufficient air cooling and standard BNC connectors form an unique instrument that opens a lot of new application areas.

The digitizerNETBOX can be either directly connected to a PC or Laptop or it can be connected to a company/institute LAN and can be accessed from any PC within that LAN. Using the digitizerNETBOX offers the following benefits and new possibilities compared to digitizer plug-in cards:

- Use a powerful digitizer without opening the PC and without mounting hardware inside the PC
- Share the digitizer within a group of engineers that only need the instrument from time to time.
- Place the digitizer directly near the signal sources and control it remotely from the desk.
- Use the instrument at different location without moving a complete system. One just needs the digitizerNETBOX, a few cables and a Laptop.
- Use the digitizer as s mobile data acquisition device with the DC power option (DN2.xxx only).



The digitizer NETBOX products internally consist of either digitizer modules that are accessed and programmed in a similiar way as the Spectrum digitizer cards themselves.



Internal Digitizer Modules Introduction



Accessing the digitizerNETBOX by software therefore is nearly identical to accessing the same plug-in cards. Throughout the manual all programming and software usage will be described for the internal digitizer modules.

Differences between plain cards and digitizer modules inside the digitizerNETBOX

Feature	Plain M2i-Express Card	Installed inside digitizerNETBOX DN2.20x, DN2.46x, DN2.47x, DN2.48x, DN2.49x	Installed inside digitizerNETBOX DN6.20x, DN6.46x, DN6.49x
Trigger Input B	Only available as part of option BaseXIO	Available as standard	Available as standard
Timestamp Reference Clock Input	Only available as part of option BaseXIO	Available as standard	Available as standard
Option BaseXIO	Option can be ordered with purchase	Not available	Not available
Option Star-Hub	Option can be ordered and allows to connect 5 or 16 cards	Option installed internally in all digitizerNETBOXes with two internal modules	Option installed internally in all models
Standard Memory	512 MSamples/256 MSamples per card (for 8bit / 16bit samples)	1 GSamples/512 MSamples per module (for 8bit / 16bit samples)	1 GSamples/512 MSamples per module (for 8bit / 16bit samples)
Maximum Memory	2 GSamples/1 GSamples per card (for 8bit / 16bit samples)	2 GSamples/1 GSamples per module (for 8bit / 16bit samples)	2 GSamples/1 GSamples per module (for 8bit / 16bit samples)
Feature	Plain M4i-Express Card	Installed inside digitizerNETBOX DN2.22x and DN2.44x	Installed inside digitizerNETBOX DN6.22x and DN6.44x
Option Star-Hub	Option can be ordered and allows to connect 8 cards	Option installed internally in all digitizerNETBOXes with two internal modules	Option installed internally in all models
Standard Memory	4 GSamples per card: M4i.22xx 2 GSamples per card: M4i.44xx	4 GSamples per module in DN2.22x 2 GSamples per module in DN2.44x	4 GSamples per module in DN6.22x 2 GSamples per module in DN6.44x
Maximum Memory	4 GSamples per card: M4i.22xx 2 GSamples per card: M4i.44xx	4 GSamples per module in DN2.22x 2 GSamples per module in DN2.44x	4 GSamples per module in DN6.22x 2 GSamples per module in DN6.44x
	DI: 40 - 4	II I I I I I I I I I I I I I I I I	II
Feature	Plain M2p-Express Card	Installed inside digitizerNETBOX DN2.59x	Installed inside digitizerNETBOX DN6.59x
Option Star-Hub	Option can be ordered and allows to connect either 6 or 16 cards	Option installed internally in all models with two internal modules	Option installed internally in all models
Standard Memory	512 MSamples per card	512 MSamples per module	512 MSamples per module
Maximum Memory	512 MSamples per card	512 MSamples per module	512 MSamples per module

Overview of digitizer modules inside the DN2.49x and DN6.49x digitizerNETBOX

digitizerNETBOX model	Resolution	Single-Ended Differential	Max Speed	Number of Modules	Digitizer Module Type	Internal Star-Hub	Aux signals on Module	Memory per module	Max memory per module
DN2									
DN2.491-04	16 Bit	4 x SE / 2 x Diff	10 MS/s	1 module	M2i.4911-exp	-	INST0	512 MSamples	1 GSample
DN2.491-08	16 Bit	$8 \times SE / 4 \times Diff$	10 MS/s	1 module	M2i.4912-exp	-	INST0	512 MSamples	1 GSample
DN2.491-16	16 Bit	16 x SE / 8 x Diff	10 MS/s	2 modules	M2i.4912-exp	yes	INST1	512 MSamples	1 GSample
DN2.496-04	16 Bit	4 x SE / 2 x Diff	30 MS/s (4 Ch) 60 MS/s (2 Ch)	1 module	M2i.4963-exp	-	INST0	512 MSamples	1 GSample
DN2.496-08	16 Bit	8 x SE / 4 x Diff	30 MS/s (8 Ch) 60 MS/s (4 Ch)	1 module	M2i.4964-exp	-	INST0	512 MSamples	1 GSample
DN2.496-16	16 Bit	16 x SE / 8 x Diff	30 MS/s (16 Ch) 60 MS/s (8 Ch)	2 modules	M2i.4964-exp	yes	INST1	512 MSamples	1 GSample
DN6									
DN6.491-24	16 Bit	24 x SE / 12 x Diff	10 MS/s	3 modules	M2i.4912-exp	yes	INST0	512 MSamples	1 GSample
DN6.491-32	16 Bit	32 x SE / 16 x Diff	10 MS/s	4 modules	M2i.4912-exp	yes	INST0	512 MSamples	1 GSample
DN6.491-40	16 Bit	40 x SE / 20 x Diff	10 MS/s	5 modules	M2i.4912-exp	yes	INST1	512 MSamples	1 GSample
DN6.491-48	16 Bit	48 x SE / 24 x Diff	10 MS/s	6 modules	M2i.4912-exp	yes	INST2	512 MSamples	1 GSample
DN6.496-24	16 Bit	24 x SE / 12 x Diff	30 MS/s (24 Ch) 60 MS/s (12 Ch)	3 modules	M2i.4964-exp	yes	INST0	512 MSamples	1 GSample
DN6.496-32	16 Bit	32 x SE / 16 x Diff	30 MS/s (32 Ch) 60 MS/s (16 Ch)	4 modules	M2i.4964-exp	yes	INST0	512 MSamples	1 GSample
DN6.496-40	16 Bit	40 x SE / 20 x Diff	30 MS/s (40 Ch) 60 MS/s (20 Ch)	5 modules	M2i.4964-exp	yes	INST1	512 MSamples	1 GSample
DN6.496-48	16 Bit	48 x SE / 24 x Diff	30 MS/s (48 Ch) 60 MS/s (24 Ch)	6 modules	M2i.4964-exp	yes	INST2	512 MSamples	1 GSample

As an example: a DN2.491-16 would be recognized and programmed inside the software as 2 cards of M2i.4912-exp and 1 Star-Hub.

The auxiliary signals (such as clock, trigger, etc.) are connected to one card only, which is the one carrying the Internal Star-Hub. That device must be addressed for any external clock, trigger, etc. related setup.


Different models of the DN2.49x series

The following overview shows the different available models of the DN2.49x series. They differ in the number of internally mounted digitizer modules and the number of available channels.


- DN2.491-04
- DN2.496-04



- DN2.491-08
- DN2.496-08



- DN2.491-16
- DN2.496-16



Additional options for DN2 products

19" Rack Mount Kit

The rack mount kit allows to mount the digitizerNETBOX/generatorNETBOX into a standard 19" rack. The digitizerNETBOX/generatorNETBOX DN2 recquires two height units of the 19" rack.



Multiple digitizerNETBOX/generatorNETBOX products can be mounted one on top of the other.

It is not possible to mount two digitizerNETBOX/generatorNETBOX DN2 products side by side into one 19" slot.

DC Power Supply

The DC power supply option is factory mounted and allows the connection of a DC source directly to the digitizerNETBOX/generatorNETBOX.


Digital inputs

Either 16 or 32 digital input lines are available when mounting the digital input option. The digital channels can be used when switching analog channels to reduced resolution or when fully replacing analog channels by 16 digital channels. Details of the programming is found in the extra chapter "digital inputs option".


Different models of the DN6.49x series

The following overview shows the different available models of the DN6.49x series. They differ in the number of internally mounted digitizer modules and the number of available channels.


- DN6.491-24
- DN6.496-24




- DN6.491-32
- DN6.496-32



- DN6.491-40
- DN6.496-40



- DN6.491-48
- DN6.496-48



Additional options for DN6 products

19" Rack Mount Kit

The rack mount kit allows to mount the digitizerNETBOX/generatorNETBOX into a standard 19" rack.

The device then recquires three height units within the 19" rack.

Multiple digitizerNETBOX/generatorNETBOX products can be mounted one on top of the other.



Introduction AC Cable Options

AC Cable Options

The system is delivered with a connection cable meeting your countries power connection. Other power cables can be ordered separately to connect your products with your local power connection system. A comprehensive list of all world-wide power plugs in use can be found on the IEC (Interbational Electrotechnical Commission) website: http://www.iec.ch/worldplugs/

The following power cable options are available from Spectrum:

001: Universal Type for IEC Plug Type E and Type F

The power cable is suitable for Continental Europe, Korea and others.

Cab-Pwr-001: 180 cm cable to CEE 7/VII



002: IEC Plug Type B

The power cable complies to standards UL 62 and UL 1581 and is suitable for US, Canada, Taiwan and others.

Cab-Pwr-002: 180 cm cable for NEMA5-15P



003: IEC Plug Type G

The power cable is suitable for United Kingdom, Ireland, Hong Kong, Saudi Arabia and others.

Cab-Pwr-003: 180 cm cable to BS 1363A



004: IEC Plug Type J

The power cable is suitable for Switzerland and others.

Cab-Pwr-004: 180 cm cable for SEV type 12



005: IEC Plug Type I

The power cable is suitable for Mainland China, Australia, New Zealand, Argentina and others.

Cab-Pwr-005: 180 cm cable for AS 3112



006: IEC Plug Type M

The power cable is suitable for India, Singapore, South Africa and others.

Cab-Pwr-006: 180 cm cable for IEC 83-B



007: IEC Plug Type K

The power cable is suitable for Denmark and others.

Cab-Pwr-007: 180 cm cable for SR 107-2-D



008: IEC Plug Type H

The power cable is suitable for Israel.

Cab-Pwr-008: 180 cm cable for SI 32



009: IEC Plug Type B

The power cable complies to standard JIS C3306 and is suitable for Japan.

Cab-Pwr-009: 180 cm cable for NEMA5-15P



010: IEC Plug Type L


The power cable is suitable for Italy, Chile and others.

Cab-Pwr-010: 180 cm cable for CEI 23-16



The Spectrum type plate Introduction

The Spectrum type plate



The Spectrum type plate, which consists of the following components, can be found on the back of all netbox products. Please check whether the printed information is the same as the information on your delivery note. All this information can also be read out by software:


- The digitizerNETBOX/generatorNETBOX type, consisting of the abbrevaition for the digitizerNETBOX/generatorNETBOX chassis type (DN2 in this example), the model type (496 in this example) and the number of channels (16 in this example)
- The MAC address of the device. The MAX address is fixed and cannot be changed by the user. To check the MAC address by software one can use the integrated web pages of the digitizerNETBOX/generatorNETBOX.
- The installed complete data acquisition memory of the digitizerNETBOX/generatorNETBOX. As in our example there are two internal digitizer/generator modules installed the memory is shared between them. Each internal digitizer/generator module has 512 MSamples installed.
- 4) The serial number of the digitizerNETBOX/generatorNETBOX itself. This is the serial number also found on the delivery note.
- (5) Installed options of the digitizerNETBOX/generatorNETBOX.
- **6** The serial number of the first internal digitizer/generator module.
- (7) The serial number of the second internal digitizer/generator module.
- The hardware version of the digitizerNETBOX/generatorNETBOX. The hardware and firmware versions of the installed digitizer/generator modules are found using the Spectrum Control Center.
- 9 The date of production of the digitizerNETBOX/generatorNETBOX consisting of the calendar week and the year.

Please always supply us with the above information, especially the serial number in case of support request. That allows us to answer your questions as soon as possible. Thank you.

Introduction Hardware information


Hardware information

Block diagram of digitizerNETBOX DN2.49x and DN6.49x:



- The number of maximum channels and internal digitizer modules and existance of a synchronization Star-Hub is model dependent.
- The internal module to which the auxilary I/O lines are connected is model dependent. Consult "Internal Digitizer modules" chapter.

Block diagram of a single internal digitizer module:



Hardware information Introduction

DN2 / DN6 Technical Data

Analog Inputs

Resolution 16 bit (can be reduced to acquire simultaneous digital inputs)

Input Range software programmable ±200 mV, ±500 mV, ±1 V, ±2 V, ±5 V, ±10 V

Input Type software programmable Single-ended or True Differential Input Offset (single-ended) software programmable programmable to $\pm 100\%$ of input range in steps of 1%

ADC only ADC Differential non linearity (DNL) 491x + 493x: ±1.2 LSB: 496x: ±1.4 LSB ADC Integral non linearity (INL) ADC only 491x + 493x: ±5.5 LSB; 496x: ±6.5 LSB

Offset error (full speed) after warm-up and calibration ≤ 0.1% Gain error (full speed) after warm-up and calibration ≤ 0.1%

Crosstalk: Sianal ≤ 1 MHz. 50 ohm ranae ≤±1V ≤ 100 dB on adjacent channels (all card types)

≤ 58 dB on adjacent channels (M2i.491x, M2i.493x, M2i.4963, M2i.4964) Crosstalk: Signal ≤ 1 MHz, 50 ohm range ≥ ±2V

Crosstalk: Signal ≤ 1 MHz, 50 ohm $range \geq \pm 2V$ ≤ 80 dB on adjacent channels (M2i.4960, M2i.4961)

50 Ohm / 1 MOhm || TBD pF Analog Input impedance software programmable Analog input coupling fixed DC $range \leq \pm 1V$ ±5 V Over voltage protection

±40 V Over voltage protection range $\ge \pm 2V$ $range \leq \pm 1V$ CMRR (Common Mode Rejection Ratio) 100 kHz: 80 dB, 1 MHz: 59 dB, 10 MHz: 41 dB 100 kHz: 59 dB, 1 MHz: 53 dB, 10 MHz: 52 dB CMRR (Common Mode Rejection Ratio) $range \geq \pm 2V$ Channel selection (single-ended inputs) software programmable 1, 2, 4 or 8 channels (maximum is model dependent) Channel selection (true differential inputs)

software programmable

<u>Trigger</u>

Available trigger modes Channel Trigger, External, Software, Window, Pulse, Re-Arm, Spike, Or/And, Delay software programmable

1, 2 or 4 channels (maximum is model dependent)

Trigger level resolution software programmable 14 bit

Trigger edge software programmable Rising edge, falling edge or both edges Trigger pulse width software programmable 0 to [64k - 1] samples in steps of 1 sample Trigger delay 0 to [64k-1] samples in steps of 1 sample software programmable Multi, Gate: re-arming time < 4 samples (+ programmed pretrigger)

Pretrigger at Multi, ABA, Gate, FIFO software programmable 4 up to [8176 Samples / number of active channels] in steps of 4

Posttrigger $software\ programmable$ $4~\mbox{up}$ to $[8\mbox{G}\mbox{ -}4]$ samples in steps of $4~\mbox{(defining pretrigger in standard scope mode)}$ Memory depth software programmable 8 up to [installed memory / number of active channels] samples in steps of $4\,$ Multiple Recording/ABA segment size 8 up to [installed memory / 2 / active channels] samples in steps of 4 $\,$ software programmable

Trigger output delay One positive edge after internal trigger event

Internal/External trigger accuracy 1 sample

External trigger type (input and output) 3.3V LVTTL compatible (5V tolerant with base card hardware version > V20)

External trigger input Low \leq 0.8 V, High \geq 2.0 V, $\;\geq$ 8 ns in pulse stretch mode, \geq 2 clock periods all other modes

External trigger maximum voltage -0.5 V up to +5.7 V (internally clamped to 5.0V, 100 mA max. clamping current) 50 Ohm / high impedance (> 4kOhm)

Trigger impedance software programmable External trigger output type 3.3 V LVTTL

External trigger output levels Low ≤ 0.4 V, High ≥ 2.4 V, TTL compatible

External trigger output drive strength Capable of driving 50 ohm load, maximum drive strength ± 128 mA

Clock

Clock Modes software programmable internal PLL, internal quartz, external reference clock, sync

Internal clock range (PLL mode) 1 kS/s to max using internal reference, 50kS/s to max using external reference clock software programmable Internal clock accuracy $\leq 20 \text{ ppm}$

Internal clock setup granularity \leq 1% of range (100M, 10M, 1M, 100k,...): Examples: range 1M to 10M: stepsize \leq 100k

External reference clock range software programmable > 1.0 MHz and < 125.0 MHz 50 Ohm / high impedance (> 4kOhm) External reference clock impedance software programmable External reference clock range see "Dynamic Parameters" table below

External reference clock delay to internal clock 5.4 ns External reference clock type/edge 3.3V LVTTL compatible, rising edge used

External reference clock input Low level ≤ 0.8 V, High level ≥ 2.0 V, duty cycle: 45% - 55%

External reference clock maximum voltage -0.5 V up to +3.8 V (internally clamped to 3.3V, 100 mA max. clamping current) 3.3 V LVTTL

Internal ADC clock output type Internal ADC clock output levels

Low ≤ 0.4 V, High ≥ 2.4 V, TTL compatible Internal ADC clock output drive strenath Capable of driving 50 ohm load, maximum drive strength ±128 mA

Synchronization clock divider software programmable 2 up to [8k - 2] in steps of 2

ABA mode clock divider for slow clock 8 up to 524280 in steps of 8 software programmable Minimum ADC clock before using Oversampling 3 MS/s

Digital Inputs Option

8 inputs, per channel defineable: ADC 16 bit, ADC 14 bit + 2 DI, ADC 12 bit + 4 DI Digital data acquisition modes software programmable

0 Samples Digital inputs delay to analog sample

Input Impedance > 4,7 kOhm with Bus-Hold circuity, unused inputs can be left floating, override current $\geq 500~\mu\text{A}$ Maximum voltage -0.3 V up to +5.5 V (internally clamped to 3.3V and ground, 200 mA max. clamping current)

Low \leq 0.8 V, High \geq 2.0 V (TTL compatible) Input voltage

Introduction Hardware information

Connectors

Analog Inputs 9 mm BNC female (one for each single-ended input) Cable-Type: Cab-9m-xx-xx 9 mm BNC female Trigger A Input/Output programmable direction Cable-Type: Cab-9m-xx-xx Trigger B Input 9 mm BNC female Cable-Type: Cab-9m-xx-xx 9 mm BNC female Clock Input/Output Cable-Type: Cab-9m-xx-xx programmable direction Timestamp Reference Clock Input 9 mm BNC female Cable-Type: Cab-9m-xx-xx

Option digitizerNETBOX/generatorNETBOX embedded server (DN2.xxx-Emb, DN6.xxx-Emb)

Intel Quad Core 2 GHz System memory 4 GByte RAM

System data storage Internal 128 GByte SSD Development access

Remote Linux command shell (ssh), no graphical interface (GUI) available Accessible Hardware Full access to Spectrum instruments, LAN, front panel LEDs, RAM, SSD

OpenSuse 12.2 with kernel 4.4.7. Integrated operating system

DN2.20, DN2.46, DN2.47, DN2.49, DN2.59, DN2.60 Internal PCle connection PCle x1, Gen1

DN6.46, DN6.49, DN6.59

DN2.22, DN2.44, DN2.66 PCle x1, Gen2

DN6.22, DN6.44, DN6.66

Ethernet specific details

LAN Connection Standard RJ45

LAN Speed Auto Sensing: GBit Ethernet, 100BASE-T, 10BASE-T

LAN IP address programmable DHCP (IPv4) with AutoIP fall-back (169.254.x.y), fixed IP (IPv4) Sustained Streaming speed

DN2.20, DN2.46, DN2.47, DN2.49, DN2.60 up to 70 MByte/s

DN6.46, DN6.49

DN2.59, DN2.22, DN2.44, DN2.66 up to 100 MByte/s

DN6.59, DN6.22, DN6.44, DN6.66

Used TCP/UDP Ports Webserver: 80 mDNS Daemon: 5353 UPNP Daemon: 1900

VISA Discovery Protocol: 111, 9757 Spectrum Remote Server: 1026, 5025

Power connection details

Mains AC power supply Input voltage: 100 to 240 VAC, 50 to 60 Hz IEC 60320-1-C14 (PC standard coupler) AC power supply connector Power supply cord power cord included for Schuko contact (CEE 7/7)

Serial connection details (DN2.xxx with hardware > V11)

Serial connection (RS232) For diagnostic purposes only. Do not use, unless being instructed by a Spectrum support agent.

Certification, Compliance, Warranty

EMC Immunity Compliant with CE Mark **FMC** Emission Compliant with CE Mark

Product warranty 5 years starting with the day of delivery

Software and firmware updates Life-time, free of charge

Dynamic Parameters

	M2i.491x DN2.491-xx DN6.491-xx	M2i.4931 M2i.4932	M2i.496x DN2.496-xx DN6.496-xx	
max internal/external clock	10 MS/s	31.25 MS/s	62.5 MS/s	
min internal clock	1 kS/s	1 kS/s	1 kS/s	
min external reference clock	1 MS/s	1 MS/s	1 MS/s	
-3 dB bandwidth	> 5 MHz	> 15 MHz	> 30 MHz	
Zero noise level (Range ±200 mV and ±2 V)	< 5.0 LSB rms	< 5.5 LSB rms	< 7.0 LSB rms	
Zero noise level (all other ranges)	< 4.0 LSB rms	< 4.5 LSB rms	< 5.0 LSB rms	
Test - sampling rate	10 MS/s	30 MS/s	60 MS/s	
Test signal frequency	1 MHz	1 MHz	1 MHz	
SNR (typ)	≥ 77.1 dB	≥ 76.4 dB	≥ 74.5 dB	
THD (typ)	≤-80.0 dB	≤ -80.5 dB	≤-80.0 dB	
SFDR (typ), excl. harm.	≥ 94.3 dB	≥ 93.3 dB	≥ 92.2 dB	
ENOB (based on SNR)	≥ 12.5 LSB	≥ 12.3 LSB	≥ 12.1 LSB	
ENOB (based on SINAD)	≥ 12.2 LSB	≥ 12.2 LSB	≥ 12.0 LSB	

Dynamic parameters are measured at ± 1 V input range (if no other range is stated) and 50Ω termination with the samplerate specified in the table. Measured parameters are averaged 20 times to get typical values. Test signal is a pure sine wave generated by a signal generator and a matching bandpass filter. Amplitude is >99% of FSR. SNR and RMS noise parameters may differ depending on the quality of the used PC. SNR = Signal to Noise Ratio, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range, SINAD = Signal Noise and Distortion, ENOB = Effective Number of Bits.

Hardware information Introduction

DN2 specific Technical Data

Environmental and Physical Details DN2.xxx

Dimension of Chassis without connectors or bumpers $L \times W \times H$ 366 mm \times 267 mm \times 87 mm Dimension of Chassis with 19" rack mount option $L \times W \times H$ 366 mm \times 482.6 mm \times 87 mm (2U height) Weight (1 internal acquisition/generation module) 6.3 kg, with rack mount kit: 6.8 kg Weight (2 internal acquisition/generation modules) 6.7 kg, with rack mount kit 7.2 kg Warm up time 20 minutes Operating temperature 0°C to 40°C

 Operating temperature
 0°C to 40°C

 Storage temperature
 -10°C to 70°C

 Humidity
 10% to 90%

Dimension of packing (single DN2) L x W x H 470 mm x 390 mm x 180 mm

Volume weight of Packing (single DN2) 7.0 kgs

Power Consumption

	230 VA	12 VDC		24 VDC		
4 channel versions, standard memory	0.24 A	55 W	TBD	TBD	TBD	TBD
8 channel versions, standard memory	0.26 A	60 W	TBD	TBD	TBD	TBD
16 channel versions, standard memory	0.37 A	85 W	TBD	TBD	TBD	TBD
4 channel versions, 1 x 1 GSample memory	0.28 A	65 W	TBD	TBD	TBD	TBD
8 channel versions, 1 x 1 GSample memory	0.30 A	70 W	TBD	TBD	TBD	TBD
16 channel versions, 2 x 1 GSample memory	0.48 A	105 W	TBD	TBD	TBD	TBD

MTBF

MTBF 100000 hours

DN6 specific Technical Data

Environmental and Physical Details DN6.xxx

Dimension of Chassis without connectors or bumpers $\ \ L \times W \times H$ 464 mm x 431 mm x 131 mm Dimension of Chassis with 19" rack mount option 464 mm \times TBD mm \times 131 mm (3U height) Weight (3 internal acquisition/generation modules) 12.1 kg, with rack mount kit: TBD kg Weight (4 internal acquisition/generation modules) 12.5 kg, with rack mount kit: TBD kg 12.9 kg, with rack mount kit: TBD kg Weight (5 internal acquisition/generation modules) Weight (6 internal acquisition/generation modules) 13.4 kg, with rack mount kit: TBD kg 10 minutes Operating temperature 0°C to 40°C -10°C to 70°C Storage temperature 10% to 90% Humidity580 mm x 580 mm x 280 mm Dimension of packing (single DN6) I x W x H

Volume weight of Packing (single DN6) 19.0 kgs

Power Consumption

	230 VA	С
24 channel versions, standard memory	TBD	TBD
32 channel versions, standard memory	TBD	TBD
40 channel versions, standard memory	0.49 A	110 W
48 channel versions, standard memory	0.62 A	139 W
24 channel versions, 3 x 1 GSample memory	TBD	TBD
32 channel versions, 4 x 1 GSample memory	TBD	TBD
40 channel versions, 5 x 1 GSample memory	TBD	TBD
48 channel versions, 6 x 1 GSample memory	TBD	TBD

MTBF

MTBF TBD hours

Introduction DN2 Order Information

DN2 Order Information

The digitizerNETBOX is equipped with a large internal memory for data storage and supports standard acquisition (Scope), FIFO acquisition (streaming), Multiple Recording, Gated Sampling, ABA mode and Timestamps. Operating system drivers for Windows/Linux 32 bit and 64 bit, drivers and examples for C/C++, IVI (Scope and Digitizer class), LabVIEW (Windows), MATLAB (Windows and Linux), .NET, Delphi, Java, Python and a Professional license of the oscilloscope software SBench 6 are included.

The system is delivered with a connection cable meeting your countries power connection. Additional power connections with other standards are available as option.

digitizerNETBOX DN2 - Ethernet/LXI Interface

Order no.	A/D Resolution	Bandwidth	Single-Ended Channels	Differential Channels	Sampling Speed	Installed Memory	Available Memory Options
DN2.491-04	16 Bit	5 MHz	4 channels	2 channels	10 MS/s	1 x 512MS	1 x 1GS
DN2.491-08	16 Bit	5 MHz	8 channels	4 channels	10 MS/s	1 x 512MS	1 x 1GS
DN2.491-16	16 Bit	5 MHz	16 channels	8 channels	10 MS/s	2 x 512MS	2 x 1GS
DN2.496-04	16 Bit	30 MHz	4 channels	2 channels	60 MS/s (2 channels) 30 MS/s (4 channels)	1 x 512MS	1 x 1GS
DN2.496-08	16 Bit	30 MHz	8 channels	4 channels	60 MS/s (4 channels) 30 MS/s (8 channels)	1 x 512MS	1 x 1GS
DN2.496-16	16 Bit	30 MHz	16 channels	8 channels	60 MS/s (8 channels) 30 MS/s (16 channels)	2 x 512MS	2 x 1GS

Options

Order no.	Option
DN2.xxx-Rack	19" rack mounting set for self mounting
DN2.xxx-Emb	Extension to Embedded Server: CPU, more memory, SSD. Access via remote Linux secure shell (ssh)
DN2.xxx-1x1GS	Memory extension to 1 x 1 GSample for 46x-04, 46x-08, 49x-04, 49x-08 versions
DN2.xxx-2x1GS	Memory extension to 2 x 1 GSample for 46x-16 and 49x-16 versions
DN2.xxx-DC12	12 VDC internal power supply. Replaces AC power supply. Accepts 9 V to 18 V DC input. Screw terminals.
DN2.xxx-DC24	24 VDC internal power supply. Replaces AC power supply. Accepts 18 V to 36 V DC input. Screw terminals
DN2.xxx-BTPWR	Boot on Power On: the digitizerNETBOX/generatorNETBOX automatically boots if power is switched on.

Calibration

Order no.	Option
DN2.xxx-Recal	Recalibration of complete digitizerNETBOX/generatorNETBOX DN2 including calibration protocol

BNC Cables

The standard adapter cables are based on RG174 cables and have a nominal attenuation of 0.3 dB/m at 100 MHz.

	for Connections	Connection	Length	to SMA male	to SMA female	to BNC male	to SMB female	
Ī	All	BNC male	80 cm	Cab-9m-3mA-80	Cab-9m-3fA-80	Cab-9m-9m-80	Cab-9m-3f-80	
	All	BNC male	200 cm	Cab-9m-3mA-200	Cab-9m-3fA-200	Cab-9m-9m-200	Cab-9m-3f-200	

DN6 Order Information Introduction

DN6 Order Information

The digitizerNETBOX is equipped with a large internal memory for data storage and supports standard acquisition (Scope), FIFO acquisition (streaming), Multiple Recording, Gated Sampling, ABA mode and Timestamps. Operating system drivers for Windows/Linux 32 bit and 64 bit, drivers and examples for C/C++, IVI (Scope and Digitizer class), LabVIEW (Windows), MATLAB (Windows and Linux), .NET, Delphi, Java, Python and a Professional license of the oscilloscope software SBench 6 are included.

The system is delivered with a connection cable meeting your countries power connection. Additional power connections with other standards are available as option.

digitizerNETBOX DN6 - Ethernet/LXI Interface

Order no.	A/D Resolution	Single-Ended Channels	Differential Channels	Sampling Speed	Installed Memory	Available Memory Options
DN6.491-24	16 Bit	24 channels	12 channels	10 MS/s	3 x 512MS	3 x 1GS
DN6.491-32	16 Bit	32 channels	16 channels	10 MS/s	4 x 512MS	4 x 1GS
DN6.491-40	16 Bit	40 channels	20 channels	10 MS/s	5 x 512MS	5 x 1GS
DN6.491-48	16 Bit	48 channels	24 channels	10 MS/s	6 x 512MS	6 x 1GS
DN6.496-24	16 Bit	24 channels	12 channels	60 MS/s (12 channels) 30 MS/s (24 channels)	3 x 512MS	3 x 1GS
DN6.496-32	16 Bit	32 channels	16 channels	60 MS/s (16 channels) 30 MS/s (32 channels)	4 x 512MS	4 x 1GS
DN6.496-40	16 Bit	40 channels	20 channels	60 MS/s (20 channels) 30 MS/s (40 channels)	5 x 512MS	5 x 1GS
DN6.496-48	16 Bit	48 channels	24 channels	60 MS/s (24 channels) 30 MS/s (48 channels)	6 x 512MS	6 x 1GS

Options

Order no.	Option
DN6.xxx-Rack	19" rack mounting set for self mounting
DN6.xxx-Emb	Extension to Embedded Server: CPU, more memory, SSD. Access via remote Linuxs secure shell (ssh)
DN6.xxx-2x1GS	Memory extension to 2 x 1 GSample for xxx-16 versions
DN6.xxx-3x1GS	Memory extension to 3 x 1 GSample for xxx-24 versions
DN6.xxx-4x1GS	Memory extension to 4 x 1 GSample for xxx-32 versions
DN6.xxx-5x1GS	Memory extension to 5 x 1 GSample for xxx-40 versions
DN6.xxx-6x1GS	Memory extension to 6 x 1 GSample for xxx-48 versions
DN6.xxx-BTPWR	Boot on Power On: the digitizerNETBOX/generatorNETBOX automatically boots if power is switched on.

Calibration

Order no.	Option
DN6.xxx-Recal	Recalibration of complete digitizerNETBOX/generatorNETBOX DN6 including calibration protocol

BNC Cables

The standard adapter cables are based on RG174 cables and have a nominal attenuation of 0.3 dB/m at 100 MHz.

for Connections	Connection	Length	to SMA male	to SMA female	to BNC male	to SMB female	
All	BNC male	80 cm	Cab-9m-3mA-80	Cab-9m-3fA-80	Cab-9m-9m-80	Cab-9m-3f-80	
All	BNC male	200 cm	Cab-9m-3mA-200	Cab-9m-3fA-200	Cab-9m-9m-200	Cab-9m-3f-200	

Hardware Installation Warnings

Hardware Installation

Warnings

ESD Precautions

The digitizerNETBOX/generatorNETBOX products internally contain electronic components that can be damaged by electrostatic discharge (ESD). The grounded chassis itself gives a very good protection against ESD.

Before installing the board in your system or protective conductive packaging, discharge yourself by touching a grounded bare metal surface or approved anti-static mat before picking up this ESD sensitive product.



Opening the Chassis

There are no components inside the chassis that need any operating by the user. In contrary there are a lot of components that may be harmed when operated unproperly by a use.

As Spectrum only gives a warranty on the complete instrument, opening the chassis will make you loose the warranty.




Cooling Precautions


The high performance digitizers/generators of the digitizerNETBOX/generatorNETBOX operate with components having very high power consumption. Therefore the digitizerNETBOX/generatorNETBOX models have sufficient cooling fans.

Make sure that the air inlets and air outlets are free and uncovered and in case of a DN6 ensure that the installed filters at the inlet are cleaned regularly.

DN2 airflow:



DN6 airflow:



Sources of noise

The digitizerNETBOX/generatorNETBOX is using electrical components with very high resolution and high sensitivity. The signal inputs will acquire your signals with a high quality but will also collect spurious noise signals from various sources - especially if using the inputs in high impedance mode. To minimize this effect the cabeling must be made with care.

Keep away the cables from any sources that may inject noise into the signals like other instruments, crossing or even worse running in parallel with other cables with high frequency signals on them. If possible use differential signalling to minimize the effectes of injected noise.



A standard GND screw on the back of the chassis allows to connect the metal chassis to measurement ground to reduce noise based on ground loops and ground level differences.




Installing 19" rack mount option for DN2

This option has to be ordered separately. It can be ordered together with the digitizerNETBOX/generatorNETBOX at the time of purchase or it can be ordered later on, if it is becoming necessary to mount the digitizerNETBOX/generatorNETBOX into a 19" rack. In any case the digitizerNETBOX/generatorNETBOX comes pre-configured as a standalone unit, which has then to manually be converted to the rackmount configuration by the user.

Step 1

The rackmount option comes with the required Torx T20 size screw driver to un-mount the default screws holding the bumper feet.


Unscrew these 8 Torx T20 screws with the provided screw driver and keep them together with the un-mounted bumpers for possible later use in case the rackmount option shall be un-mounted again in the future.



Step 2

Mount the 19" rack mount extension using the four phillips-head screws that are also provided with each rack mount extension. Two screws are required for each rack mounting bracket.

Care should be taken to not overtighten the screws.



Installing 19" rack mount option for DN6


Installing the rack mount extension for the DN6 series follows the same principles as for the DN2 models shown above.

Step 1

Unscrew the existing bumper corner pieces with the provided screw driver and keep them together with the un-mounted bumpers for possible later use in case the rackmount option shall be un-mounted again in the future.

Step 2

Mount the 19" rack mount extension using the four phillips-head screws that are also provided with each rack mount extension. Two screws are required for each rack mounting bracket. Care should be taken to not overtighten the screws.





In addition to using the provided rack mount extension for fastening the DN6 device within the 19" rack, the user must take additional measures, suitable for the used rack, to provide adequate mechanical support at the backside of the device.

This support is required for DN6 devices due to their higher weight compared to DN2 devices.

Setup of digitizerNETBOX/generatorNETBOX

Connections

First of all the digitizerNETBOX/generatorNETBOX needs to be connected to both power line and LAN environment:

Power

Connect the power line cable to a matching power source. First connect the cable to the digitizerNETBOX/generatorNETBOX, second connect the cable to the power plug. Please check the technical data section to see the requirements for the power supply.

If using a DC power option please be sure to have the external DC power source switched off while connecting the power lines. Only switch on the power supply after all connections have been done and are checked.




Ethernet

Connect the digitizerNETBOX/generatorNETBOX to either your company LAN or directly to your PC. Please use a standard Cat-5 or better Ethernet cable for the connection.

Back Side DN2

The right hand pictures shows the back side of one digitizerNET-BOX/generatorNETBOX with standard AC power supply. The different power supply options are described later in this chapter. The picture is taken from a digitizer-NETBOX hardware revisoon V8. Older version look different.


Please see the table below for a description of the different marked ar-



Area	Name	Description
	Power Label	The label shows the power specification in detail. Please check the listed specification before connection the power line
1		
2	Power Connector (AC)	Standard three pole power connector. A matching power cable is included in the delivery. Separate power cables for other country standards are available upon request.
3	GND Screw	THis screw is directly connected to Chassis ground and be used to add a low resistance ground connection to the system
4	Type plate	The type plate shows exact type, option, serieal number, versions and production week. A more detailed desctiption of the type plate is found in a separate chapter of the manual
5	Debug Port (DSUB)	This port is for debug purposes only. Please only connect a cable when asked by the Spectrum support group. The debug connector is a feature of hardware revision V8 and is not available on earlier versions
6	LAN Connection	A standard Ethernet port. Please connect the device with your PC/Laptop or company LAN before start

Front Panel DN2

The right-hand drawing gives you an overview on one digitizerNETBOX DN2 front panel.
Depending on the version of the digitizerNETBOX or generatorNETBOX you have the area 7 may differ in terms of number of channels or grouping of the channels.




In area 8 a version with 4 BNC connectors is shown. Other versions with 5 SMA, 6 BNC or 7 SMA connectors are also available. Please see the table below for the different connections.

Area	Name	Status	Description
	Power On/Off	press while device stopped	digitizerNETBOX/generatorNETBOX is started
1		short press while device is running	digitizerNETBOX/generatorNETBOX is closing the embedded controller and is going into standby mode
		long press while device is running	digitizerNETBOX/generatorNETBOX is aborted and is going into standby. Please only use this stop method if the digitizerNETBOX/generatorNETBOX is not responding
	Power LED	LED off	no power connected to the device
2		LED orange	power is connected, device is in standby mode
		LED green	device has started and is working
	LAN LED	LED off	Only off during boot up, turning to either red or green afterwards. If permanently off, contact support.
3		LED red	Error while trying to get a LAN connection
		LED green	Device is connected to LAN.
		LED green flashing	Device is connected to LAN. Flashing indicates LAN ID (see webserver)
	Connected LED	LED off	Device is not in use
4)		LED green	Device is in use by other PC
_	Arm/Trigger	LED off	No trigger detected, device is waiting for trigger event, or not armed at all
5	, 66	LED green	Trigger detected, acquisition is running or already finished
	LAN Reset	press once	Does a reset of the LAN settings to default state. The reset button needs to be pressed for 4 seconds to issue
6		press once	the reset. The reset command is then issued immediatley independent of the current run state of the device.
4567	Signal Connections		Connect your input signals here. For differential connections use even channels for positive phase and odd channels for negative phase.
	Control Connections	Trig-A I/O	Trigger A with programmable input or output. This is the main external trigger
8	(4 BNC connector	Trig-B In	Trigger B, input only. This trigger is referenced in the manual as TRIG_XIO0
	version, for M2i module based products)	Clock I/O	Clock with programmable input or output
	basea producisj	TS-Ref In	Timestamp Reference Clock Input
_	Control Connections	Clock In	External clock input
8	(5 SMA connector	Clock Out	External clock output
	version, for M3i module based products))	Trig-A In	Trigger A, input only. This is the main external trigger. The trigger line is reference in the manual as EXTO
	basea producisji	Trig-B I/O	Trigger B/Multi Purpose XO with programmable direction. The connection is referenced in the manual as XO
		TS_Ref In	Timestamp Reference Clock Input
_	Control Connections	Clock In	External clock input
8	(6 BNC connector	Trig In	Trigger, input only. This is the main external trigger. The trigger line is reference in the manual as EXTO
	version, for M2p module based products))	X0 Out	Multi Purpose XO, output only. Clock output available. The connection is referenced in the manual as XO
	basea producisji	X1 I/O	Multi Purpose X1 with programmable direction. The connection is referenced in the manual as X1
		X2 I/O	Multi Purpose X2 with programmable direction. The connection is referenced in the manual as X2
		X3 I/O	Multi Purpose X3 with programmable direction. The connection is referenced in the manual as X3
_	Control Connections	Clock In	External clock input
8	(7 SMA connector	Clock Out	External clock output
	version, for M4i module	TrigO In	Trigger 0, input only. This is the main external trigger. The trigger line is reference in the manual as EXTO
	based products))	Trig1 In	Trigger 1, input only. This is the secondary external trigger. This line is reference in the manual as EXT1
		X0 I/O	Multi Purpose XO with programmable direction. The connection is referenced in the manual as XO
		X1 I/O	Multi Purpose X1 with programmable direction. The connection is referenced in the manual as X1
		X2 I/O	Multi Purpose X2 with programmable direction. The connection is referenced in the manual as X2

Front Panel DN6

The right-hand drawing gives you an overview on one digitizerNETBOX DN6 front panel.
Depending on the version of the digitizerNETBOX or generatorNETBOX you have, the area 7 may differ in terms of number of channels or grouping of the channels.

In area 8 a version with 4 BNC connectors is shown. Other versions



with 5 SMA, 6 BNC or 7 SMA connectors are also available. Please see the table below for the different connections.

Area	Name	Status	Description
	Power On/Off	press while device stopped	digitizerNETBOX/generatorNETBOX is started
1		short press while device is running	digitizerNETBOX/generatorNETBOX is closing the embedded controller and is going into standby mode
		long press while device is running	digitizerNETBOX/generatorNETBOX is aborted and is going into standby. Please only use this stop method if the digitizerNETBOX/generatorNETBOX is not responding
	Power LED	LED off	no power connected to the device
(2)		LED orange	power is connected, device is in standby mode
		LED green	device has started and is working
	LAN LED	LED off	Only off during boot up, turning to either red or green afterwards. If permanently off, contact support.
3		LED red	Error while trying to get a LAN connection.
		LED green	Device is connected to LAN.
		LED green flashing	Device is connected to LAN. Flashing indicates LAN ID (see webserver).

Area	Name	Status	Description
	Connected LED	LED off	Device is not in use
4		LED green	Device is in use by other PC
	Arm/Trigger	LED off	No trigger detected, device is waiting for trigger event, or not armed at all
5		LED green	Trigger detected, acquisition is running or already finished
6	LAN Reset	press once	Does a reset of the LAN settings to default state. The reset button needs to be pressed for 4 seconds to issue the reset. The reset command is then issued immediatley independent of the current run state of the device.
7	Signal Connections		Connect your input signals here. For differential connections use even channels for positive phase and odd channels for negative phase.
	Control Connections	Trig-A I/O	Trigger A with programmable input or output. This is the main external trigger
8)	(4 BNC connector	Trig-B In	Trigger B, input only. This trigger is referenced in the manual as TRIG_XIOO
	version, for M2i module based products)	Clock I/O	Clock with programmable input or output
	basea producisj	TS-Ref In	Timestamp Reference Clock Input
	Control Connections	Clock In	External clock input
8)	(6 BNC connector	Trig In	Trigger, input only. This is the main external trigger. The trigger line is reference in the manual as EXTO
	version, for M2p module based products))	X0 Out	Multi Purpose XO, output only. Clock output available. The connection is referenced in the manual as XO
	basea producisji	X1 I/O	Multi Purpose X1 with programmable direction. The connection is referenced in the manual as X1
		X2 I/O	Multi Purpose X2 with programmable direction. The connection is referenced in the manual as X2
		X3 I/O	Multi Purpose X3 with programmable direction. The connection is referenced in the manual as X3
	Control Connections	Clock In	External clock input
8)	(7 SMA connector	Clock Out	External clock output
	version, for M4i module based products)	Trig0 In	Trigger O, input only. This is the main external trigger. The trigger line is reference in the manual as EXTO
	basea producisj	Trig1 In	Trigger 1, input only. This is the secondary external trigger. This line is reference in the manual as EXT1
		X0 I/O	Multi Purpose XO with programmable direction. The connection is referenced in the manual as XO
		X1 I/O	Multi Purpose X1 with programmable direction. The connection is referenced in the manual as X1
		X2 I/O	Multi Purpose X2 with programmable direction. The connection is referenced in the manual as X2

Ethernet Default Settings

The digitizerNETBOX/generatorNETBOX is started with the following Ethernet configuration:

Setting	Default Setup
DHCP	enabled
Auto IP	enabled

Host Name Default hostname as netbox type + serial number Example: DN2_465-08_sn8085

Detecting the digitizerNETBOX

Before accessing the digitizerNETBOX/generatorNETBOX one has to determine the IP address of the digitizerNETBOX/generatorNETBOX. Normally that can be done using one of the two methods described below:

Discovery Function

The digitizerNETBOX/generatorNETBOX responds to the VISA described Discovery function. The next chapter will show how to install and use the Spectrum control center to execute the discovery function and to find the Spectrum hardware. As the discovery function is a standard feature of all LXI devices there are other software packages that can find the digitizerNETBOX/generatorNETBOX using the discovery function:

- Spectrum control center (limited to Spectrum remote products)
- free LXI System Discovery Tool from the LXI consortium (www.lxistandard.org)
- Measurement and Automation Explorer from National Instruments (NI MAX)
- Keysight Connection Expert from Keysight Technologies

Additionally the discovery procedure can also be started from ones own specific application:

```
#define TIMEOUT DISCOVERY 5000 // timeout value in ms
const uint32 dwMaxNumRemoteCards = 50;
char* pszVisa[dwMaxNumRemoteCards] = { NULL };
char* pszIdn[dwMaxNumRemoteCards] = { NULL };
const uint32 dwMaxIdnStringLen = 256;
const uint32 dwMaxVisaStringLen = 50;
// allocate memory for string list
for (uint32 i = 0; i < dwMaxNumRemoteCards; i++)</pre>
    pszVisa[i] = new char [dwMaxVisaStringLen];
    pszIdn[i] = new char [dwMaxIdnStringLen];
memset (pszVisa[i], 0, dwMaxVisaStringLen);
    memset (pszIdn[i], 0, dwMaxIdnStringLen);
// first make discovery - check if there are any LXI compatible remote devices
dwError = spcm_dwDiscovery ((char**)pszVisa, dwMaxNumRemoteCards, dwMaxVisaStringLen, TIMEOUT_DISCOVERY);
// second: check from which manufacturer the devices are
spcm_dwSendIDNRequest ((char**)pszIdn, dwMaxNumRemoteCards, dwMaxIdnStringLen);
// Use the VISA strings of these devices with Spectrum as manufacturer
// for accessing remote devices without previous knowledge of their IP address
```

Finding the digitizerNETBOX/generatorNETBOX in the network

As the digitizerNETBOX/generatorNETBOX is a standard network device it has its own IP address and host name and can be found in the computer network. The standard host name consist of the model type and the serial number of the digitizerNETBOX/generatorNETBOX. The serial number is also found on the type plate on the back of the digitizerNETBOX/generatorNETBOX chassis.

As default DHCP (IPv4) will be used and an IP address will be automatically set. In case no DHCP server is found, an IP will be obtained using the AutoIP feature. This will lead to an IPv4 address of 169.254.x.y (with x and y being assigned to a free IP in the network) using a subnet mask of 255.255.0.0.

The default IP setup can also be restored, by using the "LAN Reset" button on the device.


If a fixed IP address should be used instead, the parameters need to be set according to the current LAN requirements.

Windows 7, Windows 8, Windows 10

Under Windows 7, Windows 8 and Windows 10 the digitizerNETBOX and generatorNETBOX devices are listed under the "other devices" tree with their given host name.

A right click on the digitizerNETBOX or generatorNETBOX device opens the properties window where you find further information on the device including the IP address.

From here it is possible to go the website of the device where all necessary information are found to access the device from software.



Troubleshooting

If the above methods do not work please try one of the following steps:

- Ask your network administrator for the IP address of the digitizerNETBOX/generatorNETBOX and access it directly over the IP address.
- Check your local firewall whether it allows access to the device and whether it allows to access the ports listed in the technical data section.
- Check with your network administrator whether the subnet, the device and the ports that are listed in the technical data section are accessible from your system due to company security settings.

Software Driver Installation

Before using the digitizerNETBOX/generatorNETBOX a software package and the appropriate API drivers must be installed that matches the operating system. The installation is done in different ways depending on the used operating system. The driver that is on USB-Stick supports all products of the digitizerNETBOX/generatorNETBOX family as well as all cards of the M2i/M3i/M4i/M4x/M2p series. That means that you can use the same driver for all products of these families.

Needed Software for operating

The digitizerNETBOX/generatorNETBOX comes fully installed and ready to start. However to operate the digitizerNETBOX or generatorNETBOX from the client PC there need to be some software packages to be installed there:

Spectrum driver API

The Spectrum API is installed automatically under Windows when installing the Card Control Center. Under Linux it is necessary to install the matching driver API for your Linux client system before installing the Card Control Center.

Spectrum Card Control Center

This software is the maintenance tool for all Spectrum products. In here the digitizerNETBOX/generatorNETBOX can be searched inside the LAN (Discovery function), all hardware information is found, updates and product tests can be done. The Card Control Center and all of its functions are explained in greater detail later on in this manual.

The card control center is available for Windows and Linux, both 32 bit and 64 bit (Windows 32 bit version also runs on WOW64)

SBench 6

SBench 6 allows to operate the digitizerNETBOX/generatorNETBOX in all hardware modes, displays data, streams to hard disk and allows to make calculations and exports. The digitizerNETBOX/generatorNETBOX is equipped with a full SBench 6 Professional license. Even if you want to operate the digitizerNETBOX/generatorNETBOX from your self written software it is recommended that you install SBench 6 to do first hardware tests and to validate your own software results with the software from the hardware manufacturer. For SBench 6 a dedicated manual is installed with the software package.

SBench 6 is available for Windows and Linux, both 32 bit and 64 bit (Windows 32 bit version also runs on WOW64)

Examples and Drivers

If you intend to operate the digitizerNETBOX/generatorNETBOX from a self written program, be it IVI based, C++, C#, LabVIEW, MATLAB or something else, it is necessary to install the matching drivers and examples for the platform you want to run.

Location

The needed software for operating the digitizerNETBOX/generatorNETBOX can be found on three different locations. Please choose the one most convinient for you.

Install software packages from USB-Stick

The USB-Stick that is delivered together with the digitizerNETBOX/generatorNETBOX contains the complete software and documentation package that is available for your digitizerNETBOX/generatorNETBOX. You find the software packages at the following locations on the USB-Stick:

Software Package	Operating System	Location
Card Control Center	Windows	\Install\Win
SBench 6	Windows	\Install\Win
LabVIEW, MATLAB, IVI	Windows	\Install\Win
C++, C#, VB.NET, Delphi, Python, Java, LabWindows/CVI	Windows	\Examples\
Driver API	Linux	/Driver/linux/install_libonly.sh
Card Control Center	Linux	/Install/linux/SBench6
SBench 6	Linux	/Install/linux/spcm_control_center
MATLAB (64bit only)	Linux	/Install/linux
C++, Python, Java	Linux	/Examples/

Install software packages from the internet

All software packages are found on the downland page under www.spectrum-instrumentation.com

Inhere the latest versions and updates are available.

Install software packages from the digitizerNETBOX/generatorNETBOX

For easy installation or for installation on machines that don't have access to a USB thumb drive, all software packages are also available for download directly from the digitizerNETBOX/generatorNETBOX.

Please go to the download page of the integrated webserver and download and execute the software packages.

Software Driver Installation Linux

Linux

Overview

The Spectrum M2i/M3i/M4i/M4x/M2p cards and digitizerNETBOX/generatorNETBOX products are delivered with Linux drivers suitable for Linux installations based on kernel 2.6, 3.x, 4.x or 5.x, single processor (non-SMP) and SMP systems, 32 bit and 64 bit systems. As each Linux distribution contains different kernel versions and different system setup it is in nearly every case necessary, to have a directly matching kernel driver for card level products to run it on a specific system. For digitizerNETBOX/generatorNETBOX products the library is sufficient and no kernel driver has to be installed.

Spectrum delivers pre-compiled kernel driver modules for a number of common distributions with the cards. You may try to use one of these kernel modules for different distributions which have a similar kernel version. Unfortunately this won't work in most cases as most Linux system refuse to load a driver which is not exactly matching. In this case it is possible to get the kernel driver sources from Spectrum. Please contact your local sales representative to get more details on this procedure.

The Standard delivery contains the pre-compiled kernel driver modules for the most popular Linux distributions, like Suse, Debian, Fedora and Ubuntu. The list with all pre-compiled and readily supported distributions and their respective kernel version can be found under: http://spectrum-instrumentation.com/en/supported-linux-distributions or via the shown QR code.

The Linux drivers have been tested with all above mentioned distributions by Spectrum. Each of these distributions has been installed with the default setup using no kernel updates. A lot more different distributions are used by customers with self compiled kernel driver modules.



Standard Driver Installation

The driver is delivered as installable kernel modules together with libraries to access the kernel driver. The installation script will help you with the installation of the kernel module and the library.

This installation is only needed if you are operating real locally installed cards. For software emulated demo cards, remotely installed cards or for digitizerNETBOX/generatorNETBOX products it is only necessary to install the libraries without a kernel as explained further below.



Login as root

It is necessary to have the root rights for installing a driver.

Call the install.sh <install_path> script

This script will install the kernel module and some helper scripts to a given directory. If you do not specify a directory it will use your home directory as destination. It is possible to move the installed driver files later to any other directory.

The script will give you a list of matching kernel modules. Therefore it checks for the system width (32 bit or 64 bit) and the processor (single or smp). The script will only show matching kernel modules. Select the kernel module matching your system. The script will then do the following steps:

- copy the selected kernel module to the install directory (spcm.o or spcm.ko)
- copy the helper scripts to the install directory (spcm_start.sh and spc_end.sh)
- copy and rename the matching library to /usr/lib (/usr/lib/libspcm_linux.so)

Udev support

Once the driver is loaded it automatically generates the device nodes under /dev. The cards are automatically named to /dev/spcm0, /dev/spcm1,...

You may use all the standard naming and rules that are available with udev.

Start the driver

Starting the driver can be done with the spcm_start.sh script that has been placed in the install directory. If udev is installed the script will only load the driver. If no udev is installed the start script will load the driver and make the required device nodes /dev/spcm0... for accessing the drivers. Please keep in mind that you need root rights to load the kernel module and to make the device nodes!

Using the dedicated start script makes sure that the device nodes are matching your system setup even if new hardware and drivers have been added in between. Background: when loading the device driver it gets assigned a "major" number that is used to access this driver. All device nodes point to this major number instead of the driver name. The major numbers are assigned first come first served. This means that installing new hardware may result in different major numbers on the next system start.

Linux Software Driver Installation

Get first driver info

After the driver has been loaded successfully some information about the installed boards can be found in the /proc/spcm_cards file. Some basic information from the on-board EEProm is listed for every card.

cat /proc/spcm_cards

Stop the driver

You may want to unload the driver and clean up all device nodes. This can be done using the spcm_end.sh script that has also been placed in the install directory

Standard Driver Update

A driver update is done with the same commands as shown above. Please make sure that the driver has been stopped before updating it. To stop the driver you may use the spcm_end.sh script.

Compilation of kernel driver sources (optional and local cards only)

The driver sources are only available for existing customers on special request and against a signed NDA. The driver sources are not part of the standard delivery. The driver source package contains only the sources of the kernel module, not the sources of the library.

Please do the following steps for compilation and installation of the kernel driver module:

Login as root

It is necessary to have the root rights for installing a driver.

Call the compile script make_spcm_linux_kerneldrv.sh

This script will examine the type of system you use and compile the kernel with the correct settings. If using a kernel 2.4 the makefile expects two symbolic links in your system:

- /usr/src/linux pointing to the correct kernel source directory
- /usr/src/linux/.config pointing to the currently used kernel configuration

The compile script will then automatically call the install script and install the just compiled kernel module in your home directory. The rest of the installation procedure is similar as explained above.

Update of a self compiled kernel driver

If the kernel driver has changed, one simply has to perform the same steps as shown above and recompile the kernel driver module. However the kernel driver module isn't changed very often.

Normally an update only needs new libraries. To update the libraries only you can either download the full Linux driver (spcm_linux_drv_v123b4567) and only use the libraries out of this or one downloads the library package which is much smaller and doesn't contain the pre-compiled kernel driver module (spcm_linux_lib_v123b4567).

The update is done with a dedicated script which only updates the library file. This script is present in both driver archives:

sh install_libonly.sh

<u>Installing the library only without a kernel (for remote devices)</u>

The kernel driver module only contains the basic hardware functions that are necessary to access locally installed card level products. The main part of the driver is located inside a dynamically loadable library that is delivered with the driver. This library is available in 3 different versions:

- spcm_linux_32bit_stdc++6.so supporting libstdc++.so.6 on 32 bit systems
- spcm_linux_64bit_stdc++6.so supporting libstdc++.so.6 on 64 bit systems

The matching version is installed automatically in the /usr/lib directory by the kernel driver install script for card level products. The library is renamed for easy access to libspcm_linux.so.

For digitizerNETBOX/generatorNETBOX products and also for evaluating or using only the software simulated demo cards the library is installed with a separate install script:

sh install_libonly.sh

Software Driver Installation Linux

To access the driver library one must include the library in the compilation:


```
gcc -o test_prg -lspcm_linux test.cpp
```

To start programming the cards under Linux please use the standard C/C++ examples which are all running under Linux and Windows.

Control Center

The Spectrum Control Center is also available for Linux and needs to be installed separately. The features of the Control Center are described in a later chapter in deeper detail. The Control Center has been tested under all Linux distributions for which Spectrum delivers pre-compiled kernel modules. The following packages need to be installed to run the Control Center:

- X-Server
- expat
- freetype
- fontconfig
- libpng
- libspcm_linux (the Spectrum linux driver library)



Installation

Use the supplied packages in either *.deb or *.rpm format found in the driver section of the USB-Stick by double clicking the package file root rights from a X-Windows window.

The Control Center is installed under KDE, Gnome or Unity in the system/system tools section. It may be located directly in this menu or under a "More Programs" menu. The final location depends on the used Linux distribution. The program itself is installed as /usr/bin/spcmcontrol and may be started directly from here.

Manual Installation

To manually install the Control Center, first extract the files from the rpm matching your distribution:

```
rpm2cpio spcmcontrol-{Version}.rpm > ~/spcmcontrol-{Version}.cpio
cd ~/
cpio -id < spcmcontrol-{Version}.cpio</pre>
```

You get the directory structure and the files contained in the rpm package. Copy the binary spamoentrol to /usr/bin. Copy the .desktop file to /usr/share/applications. Run Idconfig to update your systems library cache. Finally you can run spamoentrol.

Troubleshooting

If you get a message like the following after starting spcmcontrol:

```
spcm_control: error while loading shared libraries: libz.so.1: cannot open shared object file: No such file or directory
```

Run ldd spcm_control in the directory where spcm_control resides to see the dependencies of the program. The output may look like this:

```
libXext.so.6 => /usr/X11R6/lib/libXext.so.6 (0x4019e000)
libX11.so.6 => /usr/X11R6/lib/libX11.so.6 (0x401ad000)
libz.so.1 => not found
libdl.so.2 => /lib/libdl.so.2 (0x402ba000)
libpthread.so.0 => /lib/tls/libpthread.so.0 (0x402be000)
libstdc++.so.6 => /usr/lib/libstdc++.so.6 (0x402d0000)
```

As seen in the output, one of the libraries isn't found inside the library cache of the system. Be sure that this library has been properly installed. You may then run Idconfig. If this still doesn't help please add the library path to /etc/ld.so.conf and run Idconfig again.

If the libspcm_linux.so is quoted as missing please make sure that you have installed the card driver properly before. If any other library is stated as missing please install the matching package of your distribution.

Software Overview Software


Software

This chapter gives you an overview about the structure of the drivers and the software, where to find and how to use the examples. It shows in detail, how the drivers are included using different programming languages and deals with the differences when calling the driver functions from them



This manual only shows the use of the standard driver API. For further information on programming drivers for third-party software like LabVIEW, MATLAB or IVI an additional manual is required that is available on USB-Stick or by download on the internet.

Software Overview



The Spectrum drivers offer you a common and fast API for using all of the board hardware features. This API is the same on all supported operating systems. Based on this API one can write own programs using any programming language that can access the driver API. This manual describes in detail the driver API, providing you with the necessary information to write your own programs. The drivers for third-party products like LabVIEW or MATLAB are also based on this API. The special functionality of these drivers is not subject

of this document and is described with separate manuals available on the USB-Stick or on the website.

Card Control Center

A special card control center is available on USB-Stick and from the internet for all Spectrum M2i/M3i/M4i/M4x/M2p cards and for all digitizerNETBOX or generatorNETBOX products. Windows users find the Control Center installer on the USB-Stick under "Install\win\spcmcontrol_install.exe".

Linux users find the versions for the different stdc++ libraries under /In-stall/linux/spcm_control_center/ as RPM packages.

When using a digitizerNETBOX/generatorNETBOX the Card Control Center installers for Windows and Linux are also directly available from the integrated webserver.

The Control Center under Windows and Linux is available as an executive program. Under Windows it is also linked as a system control and can be accessed directly from the Windows control panel. Under Linux it is also available from the KDE Sys-



tem Settings, the Gnome or Unity Control Center. The different functions of the Spectrum card control center are explained in detail in the following passages.



To install the Spectrum Control Center you will need to be logged in with administrator rights for your operating system. On all Windows versions, starting with Windows Vista, installations with enabled UAC will ask you to start the installer with administrative rights (run as administrator).

Software Card Control Center

Discovery of Remote Cards and digitizerNETBOX/generatorNETBOX products


The Discovery function helps you to find and identify the Spectrum LXI instruments like digitizerNETBOX/generatorNETBOX available to your computer on the network. The Discovery function will also locate Spectrum card products handled by an installed Spectrum Remote Server somewhere on the network. The function is not needed if you only have locally installed cards.

Please note that only remote products are found that are currently not used by another program. Therefore in a bigger network the number of Spectrum products found may vary depending on the current usage of the products.

Execute the Discovery function by pressing the "Discovery" button. There is no progress window shown. After the discovery function has been executed the remotely found Spectrum products are listed under the node Remote as separate card level products. Inhere you find all hardware information as shown in the next topic and also the needed VISA resource string to access the remote card.

Please note that these information is also stored on your system and allows Spectrum software like SBench 6 to access the cards directly once found with the Discovery function.


After closing the control center and re-opening it the previously found remote products are shown with the prefix cached, only showing the



card type and the serial number. This is the stored information that allows other Spectrum products to access previously found cards. Using the "Update cached cards" button will try to re-open these cards and gather information of it. Afterwards the remote cards may disappear if they're in use from somewhere else or the complete information of the remote products is shown again.

Enter IP Address of digitizerNETBOX/generatorNETBOX manually

If for some reason an automatic discovery is not suitable, such as the case where the remote device is located in a different subnet, it can also be manually acessed by its type and IP address.



Wake On LAN of digitizerNETBOX/generatorNETBOX


Cached digitizerNETBOX/generatorNETBOX products that are currently in standby mode can be woken up by using the "Wake remote device" entry from the context menu.

The Control Center will broadcast a standard Wake On LAN "Magic Packet", that is sent to the device's MAC address.

It is also possible to use any other Wake On LAN software to wake a digitizerNETBOX by sending such a "Magic Packet" to the MAC address, which must be then entered manually.

It is also possible to wake a digitizerNETBOX/generatorNETBOX from your own application software by using the SPC_NETBOX_WAKEONLAN register. To wake a digitizerNETBOX/generatorNETBOX with the MAC address "00:03:2d:20:48", the following command can be issued:

spcm dwSetParam i64 (NULL, SPC NETBOX WAKEONLAN, 0x00032d2048ec);



Card Control Center Software

Netbox Monitor

The Netbox Monitor permanently monitors whether the digitizerNETBOX/generatorNETBOX is still available through LAN. This tool is helpful if the digitizerNETBOX is located somewhere in the company LAN or located remotely or directly mounted inside another device. Starting the Netbox Monitor can be done in two different ways:

- Starting manually from the Spectrum Control Center using the context menu as shown above
- Starting from command line. The Netbox Monitor program is automatically installed together with the Spectrum Control Center and is
 located in the selected install folder. Using the command line tool one can place a simple script into the autostart folder to have the Netbox Monitor running automatically after system boot. The command line tool needs the IP address of the
 digitizerNETBOX/generatorNETBOX to monitor:

NetboxMonitor 192.168.169.22

The Netbox Monitor is shown as a small window with the type of digitizerNETBOX/generatorNETBOX in the title and the IP address under which it is accessed in the window itself. The Netbox Monitor runs completely independent of any other software and can be used in parallel to any application software. The background of the IP address is used to display the current status of the device. Pressing the Escape key or alt + F4 (Windows) terminates the Netbox Monitor permanently.



After starting the Netbox Monitor it is also displayed as a tray icon under Windows. The tray icon itself shows the status of the digitizerNETBOX/generatorNETBOX as a color. Please note that the tray icon may be hidden as a Windows default and need to be set to visible using the Windows tray setup.



Left clicking on the tray icon will hide/show the small Netbox Monitor status window. Right clicking on the tray icon as shown in the picture on the right will open up a context menu. In here one can again select to hide/show the Netbox Monitor status window, one can directly open the web interface from here or quit the program (including the tray icon) completely.


The checkbox "Show Status Message" controls whether the tray icon should emerge a status message on status change. If enabled (which is default) one is notified with a status message if for example the LAN connection to the digitizerNETBOX/generatorNETBOX is lost.

The status colors:

- Green: digitizerNETBOX/generatorNETBOX available and accessible over LAN
- Cyan: digitizerNETBOX/generatorNETBOX is used from my computer
- Yellow: digitizerNETBOX/generatorNETBOX is used from a different computer
- Red: LAN connection failed, digitizerNETBOX/generatorNETBOX is no longer accessible

Device identification

Pressing the *Identification* button helps to identify a certain device in either a remote location, such as inside a 19" rack where the back of the device with the type plate is not easily accessible, or a local device installed in a certain slot. Pressing the button starts flashing a visible LED on the device, until the dialog is closed, for:



- On a digitizerNETBOX or generatorNETBOX: the LAN LED light on the front plate of the device
- On local or remote M4i, M4x or M2p card: the indicator LED on the card's bracket


This feature is not available for M2i/M3i cards, either local or remote, other than inside a digitizerNETBOX or generatorNETBOX.

Software Card Control Center

Hardware information

Through the control center you can easily get the main information about all the installed Spectrum hardware. For each installed card there is a separate tree of information available. The picture shows the information for one installed card by example. This given information contains:

- Basic information as the type of card, the production date and its serial number, as well as the installed memory, the hardware revision of the base card, the number of available channels and installed acquisition modules.
- Information about the maximum sampling clock and the available quartz clock sources.
- The installed features/options in a sub-tree. The shown card is equipped for example with the option Multiple Recording, Gated Sampling, Timestamp and ABA-mode.
- Detailed Information concerning the installed acquisition modules.
 In case of the shown analog acquisition card the information consists of the module's hardware revision, of the converter resolution and the last calibration date as well as detailed information on the available analog input ranges, offset compensation capabilities and additional features of the inputs.




Firmware information

Another sub-tree is informing about the cards firmware version. As all Spectrum cards consist of several programmable components, there is one firmware version per component.

Nearly all of the components firmware can be updated by software. The only exception is the configuration device, which only can receive a factory update.

The procedure on how to update the firmware of your Spectrum card with the help of the card control center is described in a dedicated section later on.

The procedure on how to update the firmware of your digitizerNETBOX/generatorNETBOX with the help of the integrated Webserver is described in a dedicated chapter later




Card Control Center Software

Software License information

This sub-tree is informing about installed possible software licenses.

As a default all cards come with the demo professional license of SBenchó, that is limited to 30 starts of the software with all professional features unlocked.

The number of demo starts left can be seen here.



Driver information


The Spectrum card control center also offers a way to gather information on the installed and used Spectrum driver.

The information on the driver is available through a dedicated tab, as the picture is showing in the example.

The provided information informs about the used type, distinguishing between Windows or Linux driver and the 32 bit or 64 bit type.

It also gives direct information about the version of the installed Spectrum kernel driver, separately for M2i/M3i cards and M4i/M4x/M2p cards and the version of the library (which is the *.dll file under Windows).

The information given here can also be found under Windows using the device manager form the control panel. For details in driver details within the control panel please stick to the section on driver installation in your hardware manual.




Installing and removing Demo cards

With the help of the card control center one can install demo cards in the system. A demo card is simulated by the Spectrum driver including data production for acquisition cards. As the demo card is simulated on the lowest driver level all software can be tested including SBench, own applications and drivers for third-party products like LabVIEW. The driver supports up to 64 demo cards at the same time. The simulated memory as well as the simulated software options can be defined when adding a demo card to the system.

Please keep in mind that these demo cards are only meant to test software and to show certain abilities of the software. They do not simulate the complete behavior of a card, especially not any timing concerning trigger, recording length or FIFO mode notification. The demo card will calculate data every time directly after been called and give it to the user application without any more delay. As the calculation routine isn't speed optimized, generating demo data may take more time than acquiring real data and transferring them to the host PC.

Installed demo cards are listed together with the real hardware in the main information tree as described above. Existing demo cards can be deleted by clicking the related button. The demo card details can be edited by using the edit button. It is for example possible to virtually install additional feature to one card or to change the type to test with a different number of channels.



Software Card Control Center

For installing demo cards on a system without real hardware simply run the Control Center installer. If the installer is not detecting the necessary driver files normally residing on a system with real hardware, it will simply install the Spcm_driver.



Feature upgrade


All optional features of the M2i/M3i/M4i/M4x/M2p cards that do not require any hardware modifications can be installed on fielded cards. After Spectrum has received the order, the customer will get a personalized upgrade code. Just start the card control center, click on "install feature" and enter that given code. After a short moment the feature will be installed and ready to use. No restart of the host system is required.

For details on the available options and prices please contact your local Spectrum distributor




Software License upgrade

The software license for SBench 6 Professional is installed on the hardware. If ordering a software license for a card that has already been delivered you will get an upgrade code to install that software license. The upgrade code will only match for that particular card with the serial number given in the license. To install the software license please click the "Install SW License" button and type in the code exactly as given in the license.



Performing card calibration

The card control center also provides an easy way to access the automatic card calibration routines of the Spectrum A/D converter cards. Depending on the used card family this can affect offset calibration only or also might include gain calibration. Please refer to the dedicated chapter in your hardware manual for details.




Performing memory test

The complete on-board memory of the Spectrum M2i/M3i/M4i/M4x/M2p cards can be tested by the memory test included with the card control center.

When starting the test, randomized data is generated and written to the onboard memory. After a complete write cycle all the data is read back and compared with the generated pattern.


Depending on the amount of installed on-board memory, and your computer's performance this operation might take a while.



Transfer speed test

The control center allows to measure the bus transfer speed of an installed Spectrum card. Therefore different setup is run multiple times and the overall bus transfer speed is measured. To get reliable results it is necessary that you disable debug logging as shown below. It is also highly recommended that no other software or time-consuming background threads are running on that system. The speed test program runs the following two tests:

- Repetitive Memory Transfers: single DMA data transfers are repeated and measured. This test simulates the measuring of pulse repetition frequency when doing multiple single-shots. The test is done using different block sizes. One can estimate the transfer in relation to the transferred data size on multiple single-shots.
- FIFO mode streaming: this test measures the streaming speed in FIFO mode. The test can only use the same direction of transfer the card has been designed for (card to PC=read for all DAQ cards, PC to card=write for all generator cards and both directions for I/O cards). The streaming speed is tested without using the front-end to measure the maximum bus speed that can be reached. The Speed in FIFO mode depends on the selected notify size which is explained later in this manual in greater detail.



Card Control Center Software

The results are given in MB/s meaning MByte per second. To estimate whether a desired acquisition speed is possible to reach one has to calculate the transfer speed in bytes. There are a few things that have to be put into the calculation:

- 12, 14 and 16 bit analog cards need two bytes for each sample.
- 16 channel digital cards need 2 bytes per sample while 32 channel digital cards need 4 bytes and 64 channel digital cards need 8 bytes.
- The sum of analog channels must be used to calculate the total transfer rate.
- The figures in the Speed Test Utility are given as MBytes, meaning 1024 * 1024 Bytes, 1 MByte = 1048576 Bytes

As an example running a card with 2 14 bit analog channels with 28 MHz produces a transfer rate of [2 channels * 2 Bytes/Sample * 28000000] = 112000000 Bytes/second. Taking the above figures measured on a standard 33 MHz PCI slot the system is just capable of reaching this transfer speed: 108.0 MB/s = 108 * 1024 * 1024 = 113246208 Bytes/second.

> Debug Logging Log Level

Append Logging to file

Kernel Registry Settings

Unfortunately it is not possible to measure transfer speed on a system without having a Spectrum card installed.

Debug logging for support cases

For answering your support questions as fast as possible, the setup of the card, driver and firmware version and other information is very helpful.

Therefore the card control center provides an easy way to gather all that information automatically.

Different debug log levels are available through the graphical interface. By default the log level is set to "no logging" for maximum performance.

The customer can select different log levels and the path of

the generated ASCII text file. One can also decide to delete the previous log file first before creating a new one automatically or to append different logs to one single log file.



For maximum performance of your hardware, please make sure that the debug logging is set to "no logging" for normal operation. Please keep in mind that a detailed logging in append mode can quickly generate huge log files.

Device mapping

Within the "Device mapping" tab of the Spectrum Control Center, one can enable the re-mapping of Spectrum devices, be it either local cards, remote instruments such as a digitizerNETBOX or generatorNETBOX or even cards in a remote PC and accessed via the Spectrum remote server option.


In the left column the re-mapped device name is visible that is given to the device in the right column with its original un-mapped device string.


In this example the two local cards "spcm0" and "spcm1" are re-mapped to "spcm1" and "spcm0" respectively, so that their names are simply swapped.

The remote digitizerNETBOX device is mapped to spcm2.

The application software can then use the re-mapped name for simplicity instead of the quite long VISA string.

Changing the order of devices within one group (either local cards or remote devices) can simply be accomplished by draging&dropping the cards to their desired position in the same table.





Spectrum Control Center V1.74 (Lib V3.33) (Loglevel 1) [DEV11-WIN764]

File Name

spcmdrv_debug.txt


Card Device Mapping Support About / Versions

Log all Errors

C:\Users\bjoern\

Continuous Memory Allocation Per Card (MB) 0

Accessing the hardware with SBench 6



After the installation of the cards and the drivers it can be useful to first test the card function with a ready to run software before starting with programming. If accessing a digitizerNETBOX/generatorNETBOX a full SBench 6 Professional license is installed on the system and can be used without any limitations. For plug-in card level products a base version of SBench 6 is delivered with the card on USB-Stick also including a 30 starts Professional demo version for plain card products. If you already have bought a card prior to the first SBench 6 release please contact your local dealer to get a SBench 6 Professional demo version. All digitizerNETBOX/generatorNETBOX products come with a pre-installed full SBench 6 Professional.

SBench 6 supports all current acquisition and generation cards and digitizerNETBOX/generatorNETBOX products from Spectrum. Depending on the used product and the software setup, one can use SBench as a digital storage oscilloscope, a spectrum analyzer, a signal generator, a pattern generator, a logic analyzer or simply as a data recording front end. Different export and import formats allow the use of SBench 6 together with a variety of other programs

On the USB-Stick you'll find an install version of SBench 6 in the directory "/Install/SBench6".

The current version of SBench 6 is available free of charge directly from the Spectrum website: www.spectrum-instrumentation.com. Please go to the download section and get the latest version there.

SBench 6 has been designed to run under Windows 7, Windows 8 and Windows 10 as well as Linux using KDE, Gnome or Unity Desktop.

C/C++ Driver Interface

C/C++ is the main programming language for which the drivers have been designed for. Therefore the interface to C/C++ is the best match. All the small examples of the manual showing different parts of the hardware programming are done with C. As the libraries offer a standard interface it is easy to access the libraries also with other programming languages like Delphi, Basic, Python or Java . Please read the following chapters for additional information on this.

Header files

The basic task before using the driver is to include the header files that are delivered on USB-Stick together with the board. The header files are found in the directory /Driver/c_header. Please don't change them in any way because they are updated with each new driver version to include the new registers and new functionality.

dlltyp.h

Includes the platform specific definitions for data types and function declarations. All data types are based on these definitions. The use of this type definition file allows the use of examples and programs on different platforms without changes to the program source. The header file supports Microsoft Visual C++, Borland C++ Builder and GNU C/C++ directly. When using other compilers it might be necessary to make a copy of this file and change the data types according to this compiler.

Tegs.h

Defines all registers and commands which are used in the Spectrum driver for the different boards. The registers a board uses are described in the board specific part of the documentation. This header file is common for all cards. Therefore this file also contains a huge number of registers used on other card types than the one described in this manual. Please stick to the manual to see which registers are valid for your type of card.

spcm_drv.h

Defines the functions of the used SpcM driver. All definitions are taken from the file dlltyp.h. The functions themselves are described below.

Spcerr.h

Contains all error codes used with the Spectrum driver. All error codes that can be given back by any of the driver functions are also described here briefly. The error codes and their meaning are described in detail in the appendix of this manual.

Example for including the header files:


```
// ---- driver includes ----
#include "dlltyp.h" // 1st include
#include "regs.h" // 2nd include
#include "spcerr.h" // 3rd include
#include "spcm_drv.h" // 4th include
```



Please always keep the order of including the four Spectrum header files. Otherwise some or all of the functions do not work properly or compiling your program will be impossible!

C/C++ Driver Interface Software

General Information on Windows 64 bit drivers



After installation of the Spectrum 64 bit driver there are two general ways to access the hardware and to develop applications. If you're going to develop a real 64 bit application it is necessary to access the 64 bit driver dll (spcm_win64.dll) as only this driver dll is supporting the full 64 bit address range.

But it is still possible to run 32 bit applications or to develop 32 bit applications even under Windows 64 bit. Therefore the 32 bit driver dll (spcm_win32.dll) is also installed in the system. The Spectrum SBench5 software is for example running under Windows 64 bit using this driver. The 32 bit dll of course only offers the 32 bit address range and is therefore limited to access only 4 GByte of memory. Beneath both drivers the 64 bit kernel driver is running.

Mixing of 64 bit application with 32 bit dll or vice versa is not possible.

Microsoft Visual C++ 6.0, 2005 and newer 32 Bit

Include Driver

The driver files can be directly included in Microsoft C++ by simply using the library file spcm_win32_msvcpp.lib that is delivered together with the drivers. The library file can be found on the USB-Stick in the path /examples/c_cpp/c_header. Please include the library file in your Visual C++ project as shown in the examples. All functions described below are now available in your program.

Examples

Examples can be found on USB-Stick in the path /examples/c_cpp. This directory includes a number of different examples that can be used with any card of the same type (e.g. A/D acquisition cards, D/A acquisition cards). You may use these examples as a base for own programming and modify them as you like. The example directories contain a running workspace file for Microsoft Visual C++ 6.0 (*.dsw) as well as project files for Microsoft Visual Studio 2005 and newer (*.vcproj) that can be directly loaded or imported and compiled. There are also some more board type independent examples in separate subdirectory. These examples show different aspects of the cards like programming options or synchronization and can be combined with one of the board type specific examples.

As the examples are build for a card class there are some checking routines and differentiation between cards families. Differentiation aspects can be number of channels, data width, maximum speed or other details. It is recommended to change the examples matching your card type to obtain maximum performance. Please be informed that the examples are made for easy understanding and simple showing of one aspect of programming. Most of the examples are not optimized for maximum throughput or repetition rates.

Microsoft Visual C++ 2005 and newer 64 Bit

Depending on your version of the Visual Studio suite it may be necessary to install some additional 64 bit components (SDK) on your system. Please follow the instructions found on the MSDN for further information.

Include Driver

The driver files can be directly included in Microsoft C++ by simply using the library file spcm_win64_msvcpp.lib that is delivered together with the drivers. The library file can be found on the USB-Stick in the path /examples/c_cpp/c_header. All functions described below are now available in your program.

C++ Builder 32 Bit

Include Driver

The driver files can be easily included in C++ Builder by simply using the library file spcm_win32_bcppb.lib that is delivered together with the drivers. The library file can be found on the USB-Stick in the path /examples/c_cpp/c_header. Please include the library file in your C++ Builder project as shown in the examples. All functions described below are now available in your program.

Examples

The C++ Builder examples share the sources with the Visual C++ examples. Please see above chapter for a more detailed documentation of the examples. In each example directory are project files for Visual C++ as well as C++ Builder.

Software Driver functions

Linux Gnu C/C++ 32/64 Bit

Include Driver

The interface of the linux drivers does not differ from the windows interface. Please include the spcm_linux.lib library in your makefile to have access to all driver functions. A makefile may look like this:

Examples

The Gnu C/C++ examples share the source with the Visual C++ examples. Please see above chapter for a more detailed documentation of the examples. Each example directory contains a makefile for the Gnu C/C++ examples.

C++ for .NET

Please see the next chapter for more details on the .NET inclusion.

Other Windows C/C++ compilers 32 Bit

Include Driver

To access the driver, the driver functions must be loaded from the 32 bit driver DLL. Most compilers offer special tools to generate a matching library (e.g. Borland offers the implib tool that generates a matching library out of the windows driver DLL). If such a tool is available it is recommended to use it. Otherwise the driver functions need to be loaded from the dll using standard Windows functions. There is one example in the example directory /examples/c_cpp/dll_loading that shows the process.

Example of function loading:

```
hDLL = LoadLibrary ("spcm_win32.dll"); // Load the 32 bit version of the Spcm driver pfn_spcm_hOpen = (SPCM_HOPEN*) GetProcAddress (hDLL, "_spcm_hOpen@4"); pfn_spcm_vClose = (SPCM_VCLOSE*) GetProcAddress (hDLL, "_spcm_vClose@4");
```

Other Windows C/C++ compilers 64 Bit

Include Driver

To access the driver, the driver functions must be loaded from the 64 bit the driver DLL. Most compilers offer special tools to generate a matching library (e.g. Borland offers the implib tool that generates a matching library out of the windows driver DLL). If such a tool is available it is recommended to use it. Otherwise the driver functions need to be loaded from the dll using standard Windows functions. There is one example in the example directory /examples/c_cpp/dll_loading that shows the process for 32 bit environments. The only line that needs to be modified is the one loading the DLL:

Example of function loading:

```
hDLL = LoadLibrary ("spcm_win64.dll"); // Modified: Load the 64 bit version of the Spcm driver here
pfn_spcm_hOpen = (SPCM_HOPEN*) GetProcAddress (hDLL, "spcm_hOpen");
pfn_spcm_vClose = (SPCM_VCLOSE*) GetProcAddress (hDLL, "spcm_vClose");
```

Driver functions

The driver contains seven main functions to access the hardware.

Own types used by our drivers

To simplify the use of the header files and our examples with different platforms and compilers and to avoid any implicit type conversions we decided to use our own type declarations. This allows us to use platform independent and universal examples and driver interfaces. If you do not stick to these declarations please be sure to use the same data type width. However it is strongly recommended that you use our defined

Driver functions Software

type declarations to avoid any hard to find errors in your programs. If you're using the driver in an environment that is not natively supported by our examples and drivers please be sure to use a type declaration that represents a similar data width

Declaration	Туре	Declaration	Туре
int8	8 bit signed integer (range from -128 to +127)	uint8	8 bit unsigned integer (range from 0 to 255)
int16	16 bit signed integer (range from -32768 to 32767)	uint16	16 bit unsigned integer (range from 0 to 65535)
int32	32 bit signed integer (range from -2147483648 to 2147483647)	uint32	32 bit unsigned integer (range from 0 to 4294967295)
int64	64 bit signed integer (full range)	uint64	64 bit unsigned integer (full range)
drv_handle	handle to driver, implementation depends on operating system platform		

Notation of variables and functions

In our header files and examples we use a common and reliable form of notation for variables and functions. Each name also contains the type as a prefix. This notation form makes it easy to see implicit type conversions and minimizes programming errors that result from using incorrect types. Feel free to use this notation form for your programs also-

Declaration	Notation	Declaration	Notation
int8	byName (byte)	uint8	cName (character)
int16	nName	uint16	wName (word)
int32	Name (long)	uint32	dwName (double word)
int64	IlName (long long)	uint64	qwName (quad word)
int32*	plName (pointer to long)	char	szName (string with zero termination)

Function spcm hOpen

This function initializes and opens an installed card supporting the new SpcM driver interface, which at the time of printing, are all cards of the M2i/M3i/M4i/M4x/M2p series and the related digitizerNETBOX/generatorNETBOX devices. The function returns a handle that has to be used for driver access. If the card can't be found or the loading of the driver generated an error the function returns a NULL. When calling this function all card specific installation parameters are read out from the hardware and stored within the driver. It is only possible to open one device by one software as concurrent hardware access may be very critical to system stability. As a result when trying to open the same device twice an error will be raised and the function returns NULL.

Function spcm_hOpen (const char* szDeviceName):

```
drv_handle _stdcall spcm_hOpen ( // tries to open the device and returns handle or error code const char* szDeviceName); // name of the device to be opened
```

Under Linux the device name in the function call needs to be a valid device name. Please change the string according to the location of the device if you don't use the standard Linux device names. The driver is installed as default under /dev/spcm0, /dev/spcm1 and so on. The kernel driver numbers the devices starting with 0.

Under Windows the only part of the device name that is used is the tailing number. The rest of the device name is ignored. Therefore to keep the examples simple we use the Linux notation in all our examples. The tailing number gives the index of the device to open. The Windows kernel driver numbers all devices that it finds on boot time starting with 0.

Example for local installed cards

Example for digitizerNETBOX/generatorNETBOX and remote installed cards

If the function returns a NULL it is possible to read out the error description of the failed open function by simply passing this NULL to the error function. The error function is described in one of the next topics.

Function spcm vClose

This function closes the driver and releases all allocated resources. After closing the driver handle it is not possible to access this driver any more. Be sure to close the driver if you don't need it any more to allow other programs to get access to this device.

Function spcm_vClose:

Software Driver functions

Example:

```
spcm_vClose (hDrv);
```

Function spcm_dwSetParam

All hardware settings are based on software registers that can be set by one of the functions spcm_dwSetParam. These functions set a register to a defined value or execute a command. The board must first be initialized by the spcm_hOpen function. The parameter lRegister must have a valid software register constant as defined in regs.h. The available software registers for the driver are listed in the board specific part of the documentation below. The function returns a 32 bit error code if an error occurs. If no error occurs the function returns ERR_OK, what is zero.

Function spcm_dwSetParam

```
Return value is an error code
                                    // handle to an already opened device
              lRegister,
                                    // software register to be modified
                                    // the value to be set
   int32
              lValue);
// handle to an already opened device
   int32
              lRegister,
                                    // software register to be modified
                                      upper 32 bit of the value. Containing the sign bit !
   int32
              lValueHigh.
   uint32
              dwValueLow);
                                    // lower 32 bit of the value.
uint32 _stdcall spcm_dwSetParam_i64 (
                                   // Return value is an error code
                                    // handle to an already opened device
// software register to be modified
   dry handle hDevice,
   int32
              lRegister,
   int64
              llValue);
                                    // the value to be set
```

Example:

```
if (spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, 16384) != ERR_OK)
    printf ("Error when setting memory size\n");
```

This example sets the memory size to 16 kSamples (16384). If an error occurred the example will show a short error message

Function spcm_dwGetParam

All hardware settings are based on software registers that can be read by one of the functions spcm_dwGetParam. These functions read an internal register or status information. The board must first be initialized by the spcm_hOpen function. The parameter lRegister must have a valid software register constant as defined in the regs.h file. The available software registers for the driver are listed in the board specific part of the documentation below. The function returns a 32 bit error code if an error occurs. If no error occurs the function returns ERR_OK, what is zero.

Function spcm_dwGetParam

```
// Return value is an error code
                                       // handle to an already opened device
                                       // software register to be read out
    int.32
               lRegister.
   int32*
               plValue);
                                       // pointer for the return value
uint32 _stdcall spcm_dwGetParam_i64m ( // Return value is an error code
                                      // handle to an already opened device
    drv handle hDevice,
   int32
int32*
                                      // software register to be read out
               lRegister,
               plValueHigh,
                                      // pointer for the upper part of the return value
   uint32*
                                      // pointer for the lower part of the return value
               pdwValueLow);
       _stdcall spcm_dwGetParam_i64 (
                                      // Return value is an error code
    drv_handle hDevice,
                                       // handle to an already opened device
    int32
               lRegister,
                                       // software register to be read out
               pllValue);
    int64*
                                       // pointer for the return value
```

Example:

```
int32 lSerialNumber;
spcm_dwGetParam_i32 (hDrv, SPC_PCISERIALNO, &lSerialNumber);
printf ("Your card has serial number: %05d\n", lSerialNumber);
```

The example reads out the serial number of the installed card and prints it. As the serial number is available under all circumstances there is no error checking when calling this function.

<u>Different call types of spcm_dwSetParam and spcm_dwGetParam: _i32, _i64, _i64m</u>

The three functions only differ in the type of the parameters that are used to call them. As some of the registers can exceed the 32 bit integer range (like memory size or post trigger) it is recommended to use the _i64 function to access these registers. However as there are some

Driver functions Software

programs or compilers that don't support 64 bit integer variables there are two functions that are limited to 32 bit integer variables. In case that you do not access registers that exceed 32 bit integer please use the _i32 function. In case that you access a register which exceeds 64 bit value please use the _i64m calling convention. Inhere the 64 bit value is split into a low double word part and a high double word part. Please be sure to fill both parts with valid information.

If accessing 64 bit registers with 32 bit functions the behavior differs depending on the real value that is currently located in the register. Please have a look at this table to see the different reactions depending on the size of the register:

Internal register	read/write	Function type	Behavior
32 bit register	read	spcm_dwGetParam_i32	value is returned as 32 bit integer in plValue
32 bit register	read	spcm_dwGetParam_i64	value is returned as 64 bit integer in pllValue
32 bit register	read	spcm_dwGetParam_i64m	value is returned as 64 bit integer, the lower part in plValueLow, the upper part in plValueHigh. The upper part can be ignored as it's only a sign extension
32 bit register	write	spcm_dwSetParam_i32	32 bit value can be directly written
32 bit register	write	spcm_dwSetParam_i64	64 bit value can be directly written, please be sure not to exceed the valid register value range
32 bit register	write	spcm_dwSetParam_i64m	32 bit value is written as IIValueLow, the value IIValueHigh needs to contain the sign extension of this value. In case of IIValueLow being a value >= 0 IIValueHigh can be 0, in case of IIValueLow being a value < 0, IIValueHigh has to be -1.
64 bit register	read	spcm_dwGetParam_i32	If the internal register has a value that is inside the 32 bit integer range (-2G up to (2G - 1)) the value is returned normally. If the internal register exceeds this size an error code ERR_EXCEEDSINT32 is returned. As an example: reading back the installed memory will work as long as this memory is < 2 GByte. If the installed memory is >= 2 GByte the function will return an error.
64 bit register	read	spcm_dwGetParam_i64	value is returned as 64 bit integer value in pllValue independent of the value of the internal register.
64 bit register	read	spcm_dwGetParam_i64m	the internal value is split into a low and a high part. As long as the internal value is within the 32 bit range, the low part plValueLow contains the 32 bit value and the upper part plValueHigh can be ignored. If the internal value exceeds the 32 bit range it is absolutely necessary to take both value parts into account.
64 bit register	write	spcm_dwSetParam_i32	the value to be written is limited to 32 bit range. If a value higher than the 32 bit range should be written, one of the other function types need to used.
64 bit register	write	spcm_dwSetParam_i64	the value has to be split into two parts. Be sure to fill the upper part IValueHigh with the correct sign extension even if you only write a 32 bit value as the driver every time interprets both parts of the function call.
64 bit register	write	spcm_dwSetParam_i64m	the value can be written directly independent of the size.

Function spcm_dwGetContBuf

This function reads out the internal continuous memory buffer in bytes, in case one has been allocated. If no buffer has been allocated the function returns a size of zero and a NULL pointer. You may use this buffer for data transfers. As the buffer is continuously allocated in memory the data transfer will speed up by up to 15% - 25%, depending on your specific kind of card. Please see further details in the appendix of this manual.

```
uint32 stdcall spcm dwGetContBuf i64 ( // Return value is an error code
    dry handle hDevice,
                                        // handle to an already opened device
    uint32
               dwBufType
                                        // type of the buffer to read as listed above under SPCM_BUF_XXXX
    void**
               ppvDataBuffer,
                                        // address of available data buffer
                                        // length of available continuous buffer
   uint.64*
               pqwContBufLen);
uint32 stdcall spcm dwGetContBuf i64m (// Return value is an error code
    drv_handle hDevice,
                                        // handle to an already opened device
                dwBufTvpe,
                                        // type of the buffer to read as listed above under SPCM_BUF_XXXX
    void**
                ppvDataBuffer,
                                        // address of available data buffer
   uint32*
                pdwContBufLenH,
                                        // high part of length of available continuous buffer
   uint32*
                pdwContBufLenL);
                                        // low part of length of available continuous buffer
```



These functions have been added in driver version 1.36. The functions are not available in older driver versions.



These functions also only have effect on locally installed cards and are neither useful nor usable with any digitizerNETBOX or generatorNETBOX products, because no local kernel driver is involved in such a setup. For remote devices these functions will return a NULL pointer for the buffer and 0 Bytes in length.

Function spcm_dwDefTransfer

The spcm_dwDefTransfer function defines a buffer for a following data transfer. This function only defines the buffer, there is no data transfer performed when calling this function. Instead the data transfer is started with separate register commands that are documented in a later chapter. At this position there is also a detailed description of the function parameters.

Please make sure that all parameters of this function match. It is especially necessary that the buffer address is a valid address pointing to memory buffer that has at least the size that is defined in the function call. Please be informed that calling this function with non valid parameters may crash your system as these values are base for following DMA transfers.

The use of this function is described in greater detail in a later chapter.

Software Driver functions

Function spcm_dwDefTransfer

```
uint32 _stdcall spcm_dwDefTransfer_i64m(// Defines the transfer buffer by 2 x 32 bit unsigned integer drv_handle hDevice, // handle to an already opened device
                                           // handle to an already opened device
                dwBufType,
                                          // type of the buffer to define as listed above under SPCM BUF XXXX
    uint32
    uint32
                dwDirection.
                                          // the transfer direction as defined above
                dwNotifySize,
                                          // no. of bytes after which an event is sent (0=end of transfer)
    uint32
                pvDataBuffer,
                                          // pointer to the data buffer
    uint32
                 dwBrdOffsH,
                                           // high part of offset in board memory
    uint32
                dwBrdOffsL,
                                          // low part of offset in board memory
                                          // high part of transfer buffer length
    uint32
                dwTransferLenH.
                                          // low part of transfer buffer length
    uint32
                dwTransferLenL);
uint32 stdcall spcm dwDefTransfer i64 (// Defines the transfer buffer by using 64 bit unsigned integer values
    drv handle hDevice,
                                          // handle to an already opened device
    uint32
                dwBufType,
                                          // type of the buffer to define as listed above under SPCM_BUF_XXXX
    uint32
                dwDirection,
                                          \ensuremath{//} the transfer direction as defined above
    11int32
                dwNotifySize,
                                          // no. of bytes after which an event is sent (0=end of transfer)
                                          // pointer to the data buffer
    void*
                pvDataBuffer,
                                             offset for transfer in board memory
    uint64
                qwBrdOffs,
    uint64
                qwTransferLen);
                                          // buffer length
```

This function is available in two different formats as the spcm_dwGetParam and spcm_dwSetParam functions are. The background is the same. As long as you're using a compiler that supports 64 bit integer values please use the _i64 function. Any other platform needs to use the _i64m function and split offset and length in two 32 bit words.

Example:

```
int16* pnBuffer = (int16*) pvAllocMemPageAligned (16384);
if (spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 0, (void*) pnBuffer, 0, 16384) != ERR_OK)
    printf ("DefTransfer failed\n");
```

The example defines a data buffer of 8 kSamples of 16 bit integer values = 16 kByte (16384 byte) for a transfer from card to PC memory. As notify size is set to 0 we only want to get an event when the transfer has finished.

Function spcm dwInvalidateBuf

The invalidate buffer function is used to tell the driver that the buffer that has been set with spcm_dwDefTransfer call is no longer valid. It is necessary to use the same buffer type as the driver handles different buffers at the same time. Call this function if you want to delete the buffer memory after calling the spcm_dwDefTransfer function. If the buffer already has been transferred after calling spcm_dwDefTransfer it is not necessary to call this function. When calling spcm_dwDefTransfer any further defined buffer is automatically invalidated.

Function spcm_dwInvalidateBuf

Function spcm dwGetErrorInfo

The function returns complete error information on the last error that has occurred. The error handling itself is explained in a later chapter in greater detail. When calling this function please be sure to have a text buffer allocated that has at least ERRORTEXTLEN length. The error text function returns a complete description of the error including the register/value combination that has raised the error and a short description of the error details. In addition it is possible to get back the error generating register/value for own error handling. If not needed the buffers for register/value can be left to NULL.

Note that the timeout event (ERR_TIMEOUT) is not counted as an error internally as it is not locking the driver but as a valid event. Therefore the GetErrorInfo function won't return the timeout event even if it had occurred in between. You can only recognize the ERR_TIMEOUT as a direct return value of the wait function that was called.



Function spcm_dwGetErrorInfo

Driver functions Software

Example:

```
char szErrorBuf[ERRORTEXTLEN];
if (spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, -1))
    {
      spcm_dwGetErrorInfo_i32 (hDrv, NULL, NULL, szErrorBuf);
      printf ("Set of memsize failed with error message: %s\n", szErrorBuf);
    }
}
```

Delphi (Pascal) Programming Interface

Driver interface

The driver interface is located in the sub-directory d_header and contains the following files. The files need to be included in the delphi project and have to be put into the "uses" section of the source files that will access the driver. Please do not edit any of these files as they're regularly updated if new functions or registers have been included.

file spcm_win32.pas

The file contains the interface to the driver library and defines some needed constants and variable types. All functions of the delphi library are similar to the above explained standard driver functions:

```
// ---- device handling functions ----
function spcm_hOpen (strName: pchar): int32; stdcall; external 'spcm_win32.dll' name '_spcm_hOpen@4';
procedure spcm vClose (hDevice: int32); stdcall; external 'spcm win32.dll' name ' spcm vClose@4';
function spcm_dwGetErrorInfo_i32 (hDevice: int32; var lErrorReg, lErrorValue: int32; strError: pchar): uint32; stdcall; external 'spcm_win32.dll' name '_spcm_dwGetErrorInfo_i32016'
// ---- register access functions ----
function spcm dwSetParam i32 (hDevice, lRegister, lValue: int32): uint32;
stdcall; external 'spcm win32.dll' name ' spcm dwSetParam i32@12';
function spcm_dwSetParam_i64 (hDevice, lRegister: int32; llValue: int64): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwSetParam_i64@16';
function spcm_dwGetParam_i32 (hDevice, lRegister: int32; var plValue: int32): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwGetParam_i32@12';
function spcm dwGetParam i64 (hDevice, lRegister: int32; var pllValue: int64): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwGetParam_i64@12';
        - data handling ----
function spcm dwDefTransfer i64 (hDevice, dwBufType, dwDirection, dwNotifySize: int32; pvDataBuffer: Pointer;
1lBrdOffs, llTransferLen: int64): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwDefTransfer_i64@36';
function spcm_dwInvalidateBuf (hDevice, lBuffer: int32): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwInvalidateBuf08';
```

The file also defines types used inside the driver and the examples. The types have similar names as used under C/C++ to keep the examples more simple to understand and allow a better comparison.

file SpcRegs.pas

The SpcRegs.pas file defines all constants that are used for the driver. The constant names are the same names as used under the C/C++ examples. All constants names will be found throughout this hardware manual when certain aspects of the driver usage are explained. It is recommended to only use these constant names for better visibility of the programs:

file SpcErr.pas

The SpeErr.pas file contains all error codes that may be returned by the driver.

Including the driver files

To use the driver function and all the defined constants it is necessary to include the files into the project as shown in the picture on the right. The project overview is taken from one of the examples delivered on USB-Stick. Besides including the driver files in the project it is also necessary to include them in the uses section of the source files where functions or constants should be used:

```
uses
Windows, Messages, SysUtils, Classes, Graphics, Controls, Forms, Dialogs, StdCtrls, ExtCtrls,
SpcRegs, SpcErr, spcm_win32;
```



Examples

Examples for Delphi can be found on USB-Stick in the directory /examples/delphi. The directory contains the above mentioned delphi header files and a couple of universal examples, each of them working with a certain type of card. Please feel free to use these examples as a base for your programs and to modify them in any kind.

spcm scope

The example implements a very simple scope program that makes single acquisitions on button pressing. A fixed setup is done inside the example. The spcm_scope example can be used with any analog data acquisition card from Spectrum. It covers cards with 1 byte per sample (8 bit resolution) as well as cards with 2 bytes per sample (12, 14 and 16 bit resolution)

The program shows the following steps:

- Initialization of a card and reading of card information like type, function and serial number
- Doing a simple card setup
- Performing the acquisition and waiting for the end interrupt
- Reading of data, re-scaling it and displaying waveform on screen

.NET programming languages

Library

For using the driver with a .NET based language Spectrum delivers a special library that encapsulates the driver in a .NET object. By adding this object to the project it is possible to access all driver functions and constants from within your .NET environment.

There is one small console based example for each supported .NET language that shows how to include the driver and how to access the cards. Please combine this example with the different standard examples to get the different card functionality.

Declaration

The driver access methods and also all the type, register and error declarations are combined in the object Spcm and are located in one of the two DLLs either SpcmDrv32.NET.dll or SpcmDrv64.NET.dll delivered with the .NET examples.



For simplicity, either file is simply called "SpcmDrv.NET.dll" in the following passages and the actual file name must be replaced with either the 32bit or 64bit version according to your application.

Spectrum also delivers the source code of the DLLs as a C# project. These sources are located in the directory SpcmDrv.NET.

```
namespace Spcm
{
   public class Drv

   {
      [DllImport("spcm_win32.dll")]public static extern IntPtr spcm_hOpen (string szDeviceName);
      [DllImport("spcm_win32.dll")]public static extern void spcm_vClose (IntPtr hDevice);
...

public class CardType
   {
   public const int TYP_M2I2020 = unchecked ((int)0x00032020);
   public const int TYP_M2I2021 = unchecked ((int)0x00032021);
   public const int TYP_M2I2025 = unchecked ((int)0x00032025);
...

public class Regs
   {
      public const int SPC_M2CMD = unchecked ((int)100);
      public const int M2CMD_CARD_RESET = unchecked ((int)0x00000001);
      public const int M2CMD_CARD_WRITESETUP = unchecked ((int)0x000000002);
...
```

Using C#

The SpcmDrv.NET.dll needs to be included within the Solution Explorer in the References section. Please use right mouse and select "AddReference". After this all functions and constants of the driver object are available.

Please see the example in the directory CSharp as a start:

```
// ---- open card ----
hDevice = Drv.spcm_hOpen("/dev/spcm0");
if ((int)hDevice == 0)
    {
        Console.WriteLine("Error: Could not open card\n");
        return 1;
      }

// ---- get card type ----
dwErrorCode = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCITYP, out lCardType);
dwErrorCode = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCISERIALNR, out lSerialNumber);
```

Example for digitizerNETBOX/generatorNETBOX and remotely installed cards:

```
// ---- open remote card ----
hDevice = Drv.spcm_hOpen("TCPIP::192.168.169.14::INSTO::INSTR");
```

Using Managed C++/CLI

The SpcmDrv.NET.dll needs to be included within the project options. Please select "Project" - "Properties" - "References" and finally "Add new Reference". After this all functions and constants of the driver object are available.

Please see the example in the directory CppCLR as a start:

```
// ---- open card ----
hDevice = Drv::spcm_hOpen("/dev/spcm0");
if ((int)hDevice == 0)
    {
        Console::WriteLine("Error: Could not open card\n");
        return 1;
      }

// ---- get card type ----
dwErrorCode = Drv::spcm_dwGetParam_i32(hDevice, Regs::SPC_PCITYP, lCardType);
dwErrorCode = Drv::spcm_dwGetParam_i32(hDevice, Regs::SPC_PCISERIALNR, lSerialNumber);
```

Example for digitizerNETBOX/generatorNETBOX and remotely installed cards:

```
// ---- open remote card ----
hDevice = Drv::spcm_hOpen("TCPIP::192.168.169.14::INSTO::INSTR");
```

Using VB.NET

The SpcmDrv.NET.dll needs to be included within the project options. Please select "Project" - "Properties" - "References" and finally "Add new Reference". After this all functions and constants of the driver object are available.

Please see the example in the directory VB.NET as a start:

```
' ---- open card ----
hDevice = Drv.spcm_hOpen("/dev/spcm0")

If (hDevice = 0) Then
    Console.WriteLine("Error: Could not open card\n")

Else

' ---- get card type ----
dwError = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCITYP, lCardType)
dwError = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCISERIALNR, lSerialNumber)
```

Example for digitizerNETBOX/generatorNETBOX and remotely installed cards:

```
' ---- open remote card ----
hDevice = Drv.spcm_hOpen("TCPIP::192.168.169.14::INSTO::INSTR")
```

Using J#

The SpcmDrv.NET.dll needs to be included within the Solution Explorer in the References section. Please use right mouse and select "AddReference". After this all functions and constants of the driver object are available.

Please see the example in the directory JSharp as a start:

```
// ---- open card ----
hDevice = Drv.spcm_hOpen("/dev/spcm0");

if (hDevice.ToInt32() == 0)
    System.out.println("Error: Could not open card\n");
else
    {
        // ---- get card type ----
        dwErrorCode = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCITYP, lCardType);
        dwErrorCode = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCISERIALNR, lSerialNumber);
```

Example for digitizerNETBOX/generatorNETBOX and remotely installed cards:

```
' ---- open remote card ----
hDevice = Drv.spcm_hOpen("TCPIP::192.168.169.14::INSTO::INSTR")
```

Python Programming Interface and Examples

Driver interface

The driver interface contains the following files. The files need to be included in the python project. Please do not edit any of these files as they are regularily updated if new functions or registers have been included. To use pyspcm you need either python 2 (2.4, 2.6 or 2.7) or python 3 (3.x) and ctype, which is included in python 2.6 and newer and needs to be installed separately for Python 2.4.

file pyspcm.py

The file contains the interface to the driver library and defines some needed constants. All functions of the python library are similar to the above explained standard driver functions and use ctypes as input and return parameters:

```
spcmDll = windll.LoadLibrary ("c:\\windows\\system32\\spcm_win32.dll")
spcm_hOpen = getattr (spcmDll, "_spcm_hOpen@4")
spcm_hOpen.argtype = [c_char_p]
spcm_hOpen.restype = drv handle
# load spcm_vClose
spcm_vClose = getattr (spcmDll, "_spcm_vClose@4")
spcm_vClose.argtype = [drv_handle]
spcm_vClose.restype = None
# load spcm dwGetErrorInfo
spcm_dwGetErrorInfo_i32 = getattr (spcmDll, "_spcm_dwGetErrorInfo_i32@16")
spcm_dwGetErrorInfo_i32.argtype = [drv_handle, ptr32, ptr32, c_char_p]
spcm_dwGetErrorInfo_i32.restype = uint32
# load spcm_dwGetParam_i32
spcm_dwGetParam_i32 = getattr (spcmDll, "_spcm_dwGetParam_i32@12")
spcm_dwGetParam_i32.argtype = [drv_handle, int32, ptr32]
spcm_dwGetParam_i32.restype = uint32
# load spcm_dwGetParam_i64
spcm_dwGetParam_i64 = getattr (spcmDl1, "_spcm_dwGetParam_i64@12")
spcm_dwGetParam_i64.argtype = [drv_handle, int32, ptr64]
spcm_dwGetParam_i64.restype = uint32
# load spcm dwSetParam i32
spcm_dwSetParam_i32 = getattr (spcmDl1, "_spcm_dwSetParam_i32@12")
spcm_dwSetParam_i32.argtype = [drv_handle, int32, int32]
spcm_dwSetParam_i32.restype = uint32
# load spcm dwSetParam i64
spcm_dwSetParam_i64 = getattr (spcmDll, "_spcm_dwSetParam_i64@16")
spcm_dwSetParam_i64.argtype = [drv_handle, int32, int64]
spcm_dwSetParam_i64.restype = uint32
# load spcm_dwSetParam_i64m
spcm_dwSetParam_i64m = getattr (spcmD11, "_spcm_dwSetParam_i64m@16") spcm_dwSetParam_i64m.argtype = [drv_handle, int32, int32, int32]
spcm_dwSetParam_i64m.restype = uint32
# load spcm_dwDefTransfer_i64
spcm_dwDefTransfer_i64 = getattr (spcmDll, "_spcm_dwDefTransfer_i64@36")
spcm_dwDefTransfer_i64.argtype = [drv handle, uint32, uint32, uint32, c_void_p, uint64, uint64]
spcm_dwDefTransfer_i64.restype = uint32
spcm_dwInvalidateBuf = getattr (spcmDll, "_spcm_dwInvalidateBuf@8")
spcm_dwInvalidateBuf.argtype = [drv_handle, uint32]
spcm_dwInvalidateBuf.restype = uint32
# ---- Linux ----
# use cdll because all driver access functions use cdecl calling convention under linux
spcmDll = cdll.LoadLibrary ("libspcm_linux.so")
# the loading of the driver access functions is similar to windows:
# load spcm_hOpen
spcm_hOpen = getattr (spcmDll, "spcm_hOpen")
spcm_hOpen.argtype = [c_char_p]
spcm_hOpen.restype = drv_handle
```

file regs.py

The regs.py file defines all constants that are used for the driver. The constant names are the same names compared to the C/C++ examples. All constant names will be found throughout this hardware manual when certain aspects of the driver usage are explained. It is recommended to only use these constant names for better readability of the programs:

```
SPC_M2CMD = 1001  # write a command

M2CMD_CARD_RESET = 0x000000011  # hardware reset

M2CMD_CARD_WRITESETUP = 0x000000021  # write setup only

M2CMD_CARD_START = 0x000000041  # start of card (including writesetup)

M2CMD_CARD_ENABLETRIGGER = 0x000000081  # enable trigger engine

...
```

file spcerr.py

The spcerr.py file contains all error codes that may be returned by the driver.

Examples

Examples for Python can be found on USB-Stick in the directory /examples/python. The directory contains the above mentioned header files and some examples, each of them working with a certain type of card. Please feel free to use these examples as a base for your programs and to modify them in any kind.



When allocating the buffer for DMA transfers, use the following function to get a mutable character buffer: ctypes.create_string_buffer(init_or_size[, size])

Java Programming Interface and Examples

Driver interface

The driver interface contains the following Java files (classes). The files need to be included in your Java project. Please do not edit any of these files as they are regularily updated if new functions or registers have been included. The driver interface uses the Java Native Access (JNA) library.

This library is licensed under the LGPL (https://www.gnu.org/licenses/lgpl-3.0.en.html) and has also to be included to your Java project.

To download the latest jna.jar package and to get more information about the JNA project please check the projects GitHub page under: https://github.com/java-native-access/jna

The following files can be found in the "SpcmDrv" folder of your Java examples install path.

SpcmDrv32.java / SpcmDrv64.java

The files contain the interface to the driver library and defines some needed constants. All functions of the driver interface are similar to the above explained standard driver functions. Use the SpcmDrv32.java for 32 bit and the SpcmDrv64.java for 64 bit projects:

SpcmRegs.java

The SpcmRegs class defines all constants that are used for the driver. The constants names are the same names compared to the C/C++ examples. All constant names will be found throughout this hardware manual when certain aspects of the driver usage are explained. It is recommended to only use these constant names for better readability of the programs:

```
public static final int SPC_M2CMD = 100;
public static final int M2CMD_CARD_RESET = 0x00000001;
public static final int M2CMD_CARD_WRITESETUP = 0x00000002;
public static final int M2CMD_CARD_START = 0x000000004;
public static final int M2CMD_CARD_ENABLETRIGGER = 0x00000008;
...
```

SpcmErrors.java

The SpcmErrors class contains all error codes that may be returned by the driver.

Examples

Examples for Java can be found on USB-Stick in the directory /examples/java. The directory contains the above mentioned header files and some examples, each of them working with a certain type of card. Please feel free to use these examples as a base for your programs and to modify them in any kind.


53

LabVIEW driver and examples Software

LabVIEW driver and examples

A full set of drivers and examples is available for LabVIEW for Windows. Lab-VIEW for Linux is currently not supported. The LabVIEW drivers have their own manual. The LabVIEW drivers, examples and the manual are found on the USB-Stick that has been included in the delivery. The latest version is also available on our webpage www.spectrum-instrumentation.com

Please follow the description in the LabVIEW manual for installation and useage of the LabVIEW drivers for this card.




MATLAB driver and examples

A full set of drivers and examples is available for Mathworks MATLAB for Windows (32 bit and 64 bit versions) and also for MATLAB for Linux (64 bit version). There is no additional toolbox needed to run the MATLAB examples and drivers.

The MATLAB drivers have their own manual. The MATLAB drivers, examples and the manual are found on the USB-Stick that has been included in the delivery. The latest version is also available on our webpage www.spectrum-instrumentation.com

Please follow the description in the MATLAB manual for installation and useage of the MATLAB drivers for this card.



Integrated Webserver

The digitizerNETBOX/generatorNETBOX has an integrated webserver following the LXI standards. The web pages give informtion about the device, allows to set up ethernet details or make firmware updates.

The webserver can be reached in three different ways:

- Directly by typing the IP address into the URL field of a Web Browser.
- By selecting it from the Spectrum Control Center via the context menu on the remote device node (as shown on the screen shot on the right).
- On Windows machines (starting with Windows 7) on the device properties page, as described in the section "Finding the digitizerNETBOX in the network" earlier in this manual.



Home Screen

The home screen gives an overview about the instrument showing all main information:







Instrument Address String (VISA)

The instrument address string following the VISA notification. Using this address string one can access the digitizerNETBOX/generatorNETBOX from the software. The integrated digitizer modules are numbered starting with INSTO (example: TCPIP::192.168.169.14::INSTO::INSTR)

Current Network Configuration

192.168.169.22

nDNS Host Name DN2 462-08 sn9680.local

LAN ID Indicator Pressing this button starts flashing the LAN LED light on the front plate of the device. This helps to find the device inside a 19" rack where the back of the device

AN Configuration

with the type plate is not easily accessible

LAN Configuration

The LAN configuration page allows to change the LAN configuration of the device. This page is password protected if a password is given in the security page.

password is give	Security							
	,	Documentation	Description	Spectrum GmbH,DN2.462-08,9680,3.17.11382				
Name	Description	Firmware Update	DHCP	enabled				
Host Name	The offical host name as given by the DNS	Power	IP Address	192.168.169.22				
mDNS Host Name	The local host name which can be changed here	Downloads	Subnet Mask	255.255.255.0				
	· ·	Logging	Default Gateway	192.168.169.250				
Domain	The domain in which the digitizerNETBOX is placed if the DNS server has filled this information correctly	Access	DNS Server(s)	192.168.169.202				
Description	The device description which can be changed here Embedded Server Embedded Server							
DHCP	DHCP (Dynamic Host Configuration Protocol) setting digitizer NETBO)							
IP Address	.,							
Subnet Mask	The current subnet mask as given by the DHCP server (DHCP enable) or entered manually							
Default Gateway	ray The current default gateway address as given by the DHCP server (DHCP enable) or entered manually							
DNS Server(s)	The current DNS server address as given by the DHCP server	(DHCP enable) or e	ntered manually	•				

As default DHCP (IPv4) will be used and an IP address will be automatically set. In case no DHCP server is found, an IP will be obtained using the AutoIP feature. This will lead to an IPv4 address of 169.254.x.y (with x and y being assigned to a free IP in the network) using a subnet mask of 255.255.0.0.

The default IP setup can also be restored, by using the "LAN Reset" button on the device.

If a fixed IP address should be used instead, the parameters need to be set according to the current LAN requirements.

Pressing the "edit configuration" button will issue a new edit page. If a password is given in the security pages the password must be entered before the edit screen is available

Name Description ecurity Host Name Enter a new host name for the mDNS host name. Please ntion: Leaving a field empty will set the default value note that host names can only contain letters, numbers, irmware Update minus and underscore, no dots or blanks are allowed Domain The domain in which the Network Configuration digitizerNETBOX/generatorNETBOX is placed After review this button submits the changes and changes Submit Button host name and description permanently Discards the changes and returns host name and descrip-192 . 168 . 169 . 22 Reset Button tion to the previous values 255 . 255 . 255 . 0 192 . 168 . 169 . 250 TCP/IP Mode Select between DHCP + AutoIP to have all configuration done automatically or Manual to enter all IP related set-Submit Reset IP Address Only available if manual TCP/IP mode is selected Subnet Mask Only available if manual TCP/IP mode is selected Default Gateway Only available if manual TCP/IP mode is selected DNS Server(s) Only available if manual TCP/IP mode is selected Submits the changes. If you set the IP details manually please be sure that your device is adressable within your network. In case of a failure the LAN reset button on the front page of the device will set back the LAN configuration to DHCP Submit Button Reset Button Discards the changes and returns IP settings to the previous values

<u>Status</u>

Shows the internal device status. For each internal digitizer/generator module the status whether the module is available or locked by a user is shown. A digitizer/generator module is locked as soon as it is opened from any software on any PC.

In case the instrument is locked, the IP address of the current control PC can be obtained here.

Also the current temperature will be displayed here. DN6.xxxx models of either the digitizerNETBOX or generatorNETBOX will also display the case fan speed here as well (not shown on screen shot).

Security


Allows to set a password to protect the device from changes. The password secures access to LAN configuration, power settings like reboot or power down and firmware updates of the instrument. As default no password is set for the configuration.

To change the password the old password has to be entered once and the new password twice to avoid typing errors.

In case of a lost password the LAN reset button on the front plate of the digitizerNETBOX/generatorNETBOX will delete the password and set the complete device to the default stage again.

Documentation

All related documents for the device that may be needed to operate the digitizerNETBOX/generatorNETBOX or to program it are available by download as pdf documents from here.



ork Configuration





Firmware Update

The complete firmware of the device can be updated with a single firmware update file which is available for download directly here by clicking the "check online" button or on the Spectrum webpage www.spectrum-instrumentation.com. The firmware file contains update files for the following parts:

- firmware files of the integrated digitizer/generator modules
- drivers for the digitizer/generator modules
- software and setup of the underlying operating system
- webserver and integrated web pages and manuals
- remote server software
- initialization scripts and tools

Power


From here the digitizerNETBOX/generatorNETBOX can be remotely shut down or remotely rebooted. Please make sure that no software is currently accessing the digitizerNETBOX or generatorNETBOX before using any of these power options.





Downloads

The websever gives access to all necessary software components for download. All these software installers are also available on the USB-Stick that is delivered with the digitizerNETBOX/generatorNETBOX and on the internet.




Logging

This is a debug setting only. You shouldn't change any of these settings unless our support team requested you to do so. Operating the digitizerNETBOX/generatorNETBOX with log-level "Log all" will slow down the operation as each single call is logged as a text entry in the internal log file.

These debug log settings are similar to the ones described in the chapter about the Spectrum control center. Using this logging the internal communication between the remote server and the locally installed Spectrum driver is logged.

Please note that some digitizerNETBOX/generatorNETBOX products (having only one internal digitizer/generator installed) show an error message

"KernelOpen /dev/spcm1 failed". This error message is not an error but simply the remote server trying to open the second internal digitizer that isn't installed.



Access

In here it is possible to restrict the access to the digitizerNETBOX/generatorNETBOX to certain IP addresses. As long as the access list is clear, everybody who has a TCP/IP connection to the digitizerNETBOX/generatorNETBOX can get control of it and use it with any software like SBench 6.

Use the add IP to list field with the submit button to add an IP address to the list. As a default your current IP address is shown in the entry field.

After having setup an access list everybody else who is not on the access restricted IP list can still see the digitizerNETBOX or

In Logging New IP
Access Embedded Server

Submit 192.168.169.5

digitizer NETBO

generatorNETBOX in the network and use the discovery function but access to the internal digitizers/generators is restricted and no longer possible.

irmware Updat

Use this option together with the password option to completely secure the digitizerNETBOX/generatorNETBOX from unwanted access.

Embedded Server

The embedded server is an option and is only available if ordered with and installed on your particular digitizerNET-BOX/generatorNETBOX. Please see the dedicated Embedded Server Option chapter for more information on this feature.

Using the "Reset password" button the password for the user "embedded" is reset to the default password which is also "embedded"

The autostart feature allows the user to automatically start scripts, programs or services on the device during boot process. If something fails with the start, the autostart feature can



| Compared to the content of the con

urrent restrictions

Clear List

Login/Logout

As soon as a password has been entered in the security settings a login/logout command is available from the webpage menu

After entering the password once the login stays valid until a logout or until closing the web browser.



IVI Driver About IVI

IVI Driver

The IVI Foundation is an open consortium founded in 1998 to promote standards for programming test instruments. Composed primarily of instrument manufacturers, end-users, software vendors, and system integrators, the Foundation strives to create specifications that govern the development of instrument drivers.

-> http://IVIfoundation.org

About IVI

The IVI standards define an open driver architecture, a set of instrument classes, and shared software components. Together these provide critical elements needed for instrument interchangeability.

Benefits

IVI offers several benefits to measurement system designers:


- IVI's defined Application Programming Interfaces (APIs) standardize common measurement functions reducing the time needed to learn a new IVI instrument.
- Instrument simulation allows developers to run code without an instrument. This feature reduces the need for sometimes scarce measurement hardware resources and it can simplify testing of measurement applications.
- IVI drivers feature enhanced ease of use in popular Application Development Environments. IVI's standard APIs, combined with IVI driver wrappers where appropriate, provide fast, intuitive access to driver functions.
- IVI drivers provide for interchangeability. Interchangeability reduces the time and effort needed to integrate measurement devices into new or existing systems

Interchangeability

Systems designed with IVI drivers enjoy the benefits of standardized code that can be interchanged into other systems. This code also supports interchange of measurement devices – helping to prevent hardware obsolescence. Interchangeability is supported on three levels: The IVI architecture specifications allow architectural interchangeability – that is a standard driver architecture that can be reused. The class specifications provide syntactic interchangeability which supports instrument exchange with minimal code changes. The highest level of interchangeability is achieved by using the IVI signal specifications.

General Concept of the Spectrum IVI driver

The Spectrum IVI driver is based on the standard Spectrum API and can be used with any Spectrum products specified below in the supported hardware chapter. The Spectrum products to be accessed with the IVI driver can be locally installed data acquisition cards, remotely installed data acquisition cards or remote LXI instruments like a digitizerNETBOX or generatorNETBOX.



Supported Spectrum Hardware

All Spectrum analog data acquisition hardware based on the SPCM driver structure is supported by the IVI driver. There is only one IVI driver for all hardware.

Supported data acquisition card families:

- M2i.20xx and M2i.20xx-exp family
- M3i.21xx and M3i.21xx-exp family
- M4i.22xx-x8 and M4x.22xx-x4 family
- M2i.30xx and M2i.30xx-exp family
- M2i.31xx and M2i.31xx-exp family
- M3i.32xx and M3i.32xx-exp family
- M2i.40xx and M2i.40xx-exp family M3i.41xx and M3i.41xx-exp family
- M4i.44xx-x8 and M4x.44xx-x4 family • M2i.46xx and M2i.46xx-exp family
- M2i.47xx and M2i.47xx-exp family
- M3i.48xx and M3i.48xx-exp family
- M2i.49xx and M2i.49xx-exp family
- M2p.59xx-x4 family
- M2p.65xx-x4 family
- M2i.60xx and M2i.60xx-exp family
- M4i.66xx-x8 and M4x.66xx-x4 family

Supported digitizerNETBOX families

- DN2.20x-xx family
- DN2.22x-xx and DN6.22x-xx family
- DN2.44x-xx and DN6.44x-xx family
- DN2.46x-xx and DN6.46x-xx family
- DN2.49x-xx and DN6.49x-xx family
- DN2.59x-xx and DN6.59x-xx family

Supported generatorNETBOX families

- DN2.60x-xx family
- DN2.65x-xx and DN6.65x-xx family
- DN2.66x-xx and DN6.66x-xx family

IVI Compliance

General information on the Spectrum IVI driver:

IVI class specification version Version 3.3 IVI-C interface supported IVI-COM interface supported IVI.NET interface not supported

The following IVI classes are supported by different instrument types:

IVI Class Supported by Spectrum hardware IVI specific driver function prefix

Supported by all digitizerNETBOX devices and analog data acquisition cards listed above IVIScope

Supported by all digitizerNETBOX devices and analog data

IVIDigitizer acquisition cards listed above

Supported by all generatorNETBOX devices and analog data generator cards listed above **IVIFgen**

SpecScope_

SpecDigitizer_

SpecFGen

Supported Operating Systems

32 bit operating systems 64 bit operating systems

Winodws 7 Windows 7 Windows 8 Windows 8 Windows 10 Windows 10 IVI Driver IVI Compliance

Supported Standard Driver Features

Feature	Supported	Description of the Feature
State caching	yes standard feature of the API which is permanently active	To minimize the number of I/O calls needed to configure an instrument to a new state, IVI specific drivers may implement state caching. IVI specific drivers can choose to implement state caching for all, some, or none of the instrument settings. If the user enables state caching and the IVI specific driver implements caching for hardware configuration attributes, driver functions perform instrument I/O when the current state of the instrument settings is different from what the user requests.
Range checking	yes standard feature of the API which is permanently active	If range checking is enabled, an IVI specific driver checks that input parameters are within the valid range for the instrument.
Instrument Status Checking	yes standard feature of the API which is permanently active	If instrument status checking is enabled, an IVI specific driver automatically checks the status of the instrument after most operations. If the instrument indicates that it has an error, the driver returns a special error code. The user then calls the Error Query function to retrieve the instrument specific error code from the instrument.
Multithread Safety	yes	IVI drivers are multithread safe. Multithread safety means that multiple threads in the same process can use the same IVI driver session and that different sessions of the same IVI driver can run simultaneously on different threads.
Simulation	yes	If simulation is enabled, an IVI specific driver does not perform instrument I/O, and the driver creates simulated data for output parameters. This allows the user to execute instrument driver calls in the application program even though the instrument is not available.

IVIScope Supported Class Capabilities

Feature	Supported	Description of Feature
IVIScopeBase	yes	Base Capabilities of the IVIScope specification. This group includes the capability to acquire waveforms using edge triggering.
IVIScopeInterpolation	no	Extension: IVIScope with the ability to configure the oscilloscope to interpolate missing points in a waveform.
IVIScopeTVTrigger	no	Extension: IVIScope with the ability to trigger on standard television signals.
IVIScopeRuntTrigger	no	Extension: IVIScope with the ability to trigger on runts.
IVIScopeGlitchTrigger	no	Extension: IVIScope with the ability to trigger on glitches.
IVIScopeWidthTrigger	no	Extension: IVIScope with the ability to trigger on a variety of conditions regarding pulse widths.
IVIScopeAcLineTrigger	no	Extension: IVIScope with the ability to trigger on zero crossings of a network supply voltage.
IVIScopeWaveformMeas	no	Extension: IVIScope with the ability to calculate waveform measurements, such as rise time or frequency.
IVIScopeMinMaxWaveform	no	Extension: IVIScope with the ability to acquire a minimum and maximum waveforms that correspond to the same time range.
IVIScopeProbeAutoSense	no	Extension: IVIScope with the ability to automatically sense the probe attenuation of an attached probe.
IVIScopeContinuous Acquisition	no	Extension: IVIScope with the ability to continuously acquire data from the input and display it on the screen.
IVIScopeAverage Acquisition	no	Extension: IVIScope with the ability to create a waveform that is the average of multiple waveform acquisitions.
IVIScopeSampleMode	no	Extension: IVIScope with the ability to return the actual sample mode.
IVIScopeTrigger Modifier	no	Extension: IVIScope with the ability to modify the behavior of the triggering subsystem in the absence of a expected trigger.
IVIScopeAutoSetup	no	Extension: IVIScope with the automatic configuration ability.

IVIDigitizer Supported Class Capabilities

Feature	Supported	Description of Feature
IVIDigitizerBase	yes	Base Capabilities of the IVIDigitizer specification. This group includes the capability to acquire waveforms using edge triggering.
IVIDigitizerMultiRecordAcquisition	yes	Extension: IVIDigitizer with the ability to do multi-record acquisitions.
IVIDigitizerBoardTemperature	no	Extension: IVIDigitizer with the ability to report the temperature of the digitizer.
IVIDigitizerChannelFilter	no	Extension: IVIDigitizer with the ability to control the channel input filter frequency.
IVIDigitizerChannelTemperature	no	Extension: IVIDigitizer with the ability to report the temperature of indIVIdual digitizer channels.
IVIDigitizerTimeInterleavedChannels	no	Extension: IVIDigitizer with the ability to combine two or more input channels to achieve higher acquisitions rates and/or record lengths.
IVIDigitizerDataInterleavedChan- nels	no	Extension: IVIDigitizer with the ability to interleave the data from two or more input channels, usually to create complex (I/Q) data.
IVIDigitizerReferenceOscillator	no	Extension: IVIDigitizer with the ability to use an external reference oscillator.
IVIDigitizerSampleClock	yes	Extension: IviDigitizer with the ability to use an external sample clock.
IVIDigitizerSampleMode	no	Extension: IVIDigitizer with the ability to control whether the digitizer is using real-time or equivalent-time sampling.
IVIDigitizerSelfCalibration	yes	Extension: IVIDigitizer with the ability to perform self calibration.
IVIDigitizerDownconversion	no	Extension: IVIDigitizer with the ability to do frequency translation or downconversion in hardware.
IVIDigitizerArm	no	Extension: IVIDigitizer with the ability to arm on positive or negative edges.
IVIDigitizerMultiArm	no	Extension: IVIDigitizer with the ability to arm on one or more sources.
IVIDigitizerGlitchArm	no	Extension: IVIDigitizer with the ability to arm on glitches.
IVIDigitizerRuntArm	no	Extension: IVIDigitizer with the ability to arm on runts.
IVIDigitizerSoftwareArm	no	Extension: IVIDigitizer with the ability to arm acquisitions.
IVIDigitizerTVArm	no	Extension: IVIDigitizer with the ability to arm on standard TV signals.
IVIDigitizerWidthArm	no	Extension: IVIDigitizer with the ability to arm on a variety of conditions regarding pulse widths.
IVIDigitizerWindowArm	no	Extension: IVIDigitizer with the ability to arm on signals entering or leaving a defined voltage range.
IVIDigitizerTriggerModifier	no	Extension: IVIDigitizer with the ability to perform an alternative triggering function in the event that the specified trigger event doesn't occur.
IVIDigitizerMultiTrigger	yes	Extension: IVIDigitizer with the ability to trigger on one or more sources.
IVIDigitizerPretriggerSamples	yes	Extension: IVIDigitizer with the ability to specify a number of samples to fill up the data buffer with pre-trigger data.
IVIDigitizerTriggerHoldoff	no	Extension: IVIDigitizer with the ability to specify a length of time after the digitizer detects a trigger during which the digitizer ignores additional triggers.
IVIDigitizerGlitchTrigger	no	Extension: IVIDigitizer with the ability to trigger on glitches.
IVIDigitizerRuntTrigger	no	Extension: IVIDigitizer with the ability to trigger on runts.
IVIDigitizerSoftwareTrigger	no	Extension: IVIDigitizer with the ability to trigger acquisitions.
IVIDigitizerTVTrigger	no	Extension: IVIDigitizer with the ability to trigger on standard television signals.
IVIDigitizerWidthTrigger	no	Extension: IVIDigitizer with the ability to trigger on a variety of conditions regarding pulse widths.
IVIDigitizerWindowTrigger	yes	Extension: IVIDigitizer with the ability to trigger on signals entering or leaving a defined voltage range.

Find more Information on IVI

IVIFGen Supported Class Capabilities

Feature	Supported	Description of Feature
lviFgenBase	yes	Base Capabilities.
lviFgenArbFrequency	no	Extension: IVIFgen with the ability to generate arbitrary waveforms with user-defined sample rate.
lviFgenArbWfm	yes	Extension: IVIFgen with the ability to generate user-defined arbitrary waveforms.
lviFgenArbSeq	no	Extension: IVIFgen with the ability to generate of arbitrary sequences
lviFgenBurst	no	Extension: IVIFgen with the ability to generate discrete numbers of waveform cycles.
lviFgenInternalTrigger	no	Extension: IVIFgen with the ability to use internally generated triggers
lviFgenModulateAM	no	Extension: IVIFgen with the ability to apply amplitude modulation to an output signal
lviFgenModulateFM	no	Extension: IVIFgen with the ability to apply frequency modulation to an output signal
lviFgenSoftwareTrigger	no	Extension: IVIFgen with the ability to generate signals based on software triggers
lviFgenStdFunc	yes	Extension: IVIFgen with the ability to generate standard waveforms
lviFgenTrigger	no	Extension: IVIFgen with the ability to use user-definable trigger sources

Find more Information on IVI

The official IVI foundation webpage offers a lot of additional information on setup and programming of the IVI drivers using different environments.

General Information on IVI

->http://ivifoundation.org

The website of the IVI foundation offers several documents and detailed explanations for the useage of IVI drivers and the benefits.

IVI Getting Started Guides and Videos

-> http://ivifoundation.org/resources/default.aspx

In here you find getting started guides and videos for different environments:

- Using IVI with Visual C++
- Using IVI Visual C# and Visual Basic .NET
- Using IVI with LabVIEW
- Using IVI with LabWindows/CVI
- Using IVI with MATLAB
- Using IVI with Measure Foundry
- Using IVI with Visual Basic 6.0
- Using IVI with Keysight VEE Pro

Installation

Installer

The Spectrum IVI Driver Installer is shipped as an executable containing all IVI related software parts. There is only one installer for both 32 bit and 64 bit environments. The insaller automatically detects the components that are necessary to install.



Please be sure to have the latest drivers available. You find the current driver archieves on the Spectrum webpage www.spectrum-instrumentation.com available for download.

Shared Components

To improve users' experience when they combine drivers and other software from various vendors, it is important to have some key software components common to all implementations. In order to accomplish this, the IVI Foundation provides a standard set of shared components that must be used by all compliant drivers and ancillary software. These components provide services to drivers and driver clients that need to be common to all drivers, for instance, the administration of system-wide configuration.

The IVI shared components are available directly at the IVI Foundation homepage www.ivifoundation.org. Please download the lates version of the IVI shared components there.

The IVI Shared Component installer creates a directory structure to house the IVI Shared Components as well as IVI drivers themselves. The root of this directory structure is referred to as the IVI install directory [IVIInstallDir] and is typically located under [program files]\IVI Foundation\IVI.

Installation Procedure

Please stick to this installation order to avoid any problems with the drivers:

IVI Driver Installation

Spectrum Card locally installed

- Install card into the system as described in the hardware manual
- Start the system and let Windows install the hardware driver from USB-Stick or from your download folder
- Install the Spectrum Control Center
- Install the IVI shared components from www.ivifoundation.org
- Install the IVI driver package

Spectrum Card remotely installed

- Install card into the remote system as described in the hardware manual
- Start the remote system and let Windows install the hardware driver from USB-Stick or from your download folder
- Install the Spectrum Remote Package onto the remote PC as described in the manual
- Install the Spectrum Control Center on the host system
- Setup the remote connection inside the Control Center as described in the hardware manual
- Install the IVI shared components from www.ivifoundation.org
- Install the IVI driver package on the host system

Spectrum digitizerNETBOX/generatorNETBOX remotely controlled

- Connect the digitizerNETBOX/generatorNETBOX to your LAN or directly to your host PC
- Install the Spectrum Control Center on the host system
- Setup the remote connection inside the Control Center as described in the hardware manual
- Install the IVI shared components from www.ivifoundation.org
- Install the IVI driver package on the host system


No Spectrum hardware available, only simulated cards

- Install the Spectrum Control Center on the system
- Setup one or more demo cards inside the Spectrum Control Center
- Install the IVI shared components from www.ivifoundation.org
- Install the IVI driver package on the host system

Installation of the IVI driver package

Please start the installation by doubleclicking the install file

There is one installer for the IVI scope class driver and one installer for the IVI digitizer class driver. You may install one of them or both.



Select the setup type for the installation:


- Typical setup will install the most common program features
- Custom setup allows user to choose which program features will be installed.
- Complete setup will install all prgra, features.

Typical and Complete setup runs without any further user interaction and install the needed components of the driver.



Configuration Store IVI Driver

The custom setup allows users to deselect certain parts of the driver package



Configuration Store

General Information

The IVI Configuration Server is the run-time module that is responsible for providing system database services to IVI based measurement system applications. Specifically, it provides system initialization and configuration information. The IVI Configuration Server is used by several of the IVI compliant modules. For instance, the Configuration Server indicates which physical instrument and IVI driver will be used by a particular application to provide a particular measurement capability.

Since a typical system intermixes instruments and drivers from multiple vendors this system configuration service needs to be accessed in a vendor independent fashion. Therefore, the IVI Configuration Server is an IVI shared component (that is, the code is owned by the IVI Foundation). The IVI Configuration Server is provided by the IVI Foundation because the architecture requires a single Configuration Server be installed on any system, therefore having a single shared implementation eliminates potential conflicts from divergent implementations.

The IVI Configuration Server is a single executable and one or more XML configuration stores (databases) made up of the following basic components:

- The physical database (known as the configuration store). A physical configuration store is a single XML file. APIs are available to read and write the data to arbitrary files, thus providing complex applications with the ability to directly manage system configurations.
- The API (and its implementation) used to read information from the configuration store(s). The IVI modules typically use this API when they are instantiated and configured.
- The API (and its implementation) to write information to the configuration store(s). This API is typically used by GUI or other applications that set up the initial configuration.
- The API (and its implementation) used to bind an instance of the Configuration Server code to a particular copy of the configuration information stored on a system. This includes appropriate algorithms for gaining access to the master configuration store.

Repeated Capabilities

In many instruments there are capabilities that are duplicated either identically or very similarly across the instrument. Such capabilities are called repeated capabilities. The IVI class-compliant APIs represent repeated capabilities by a parameter that indicates which instance of the duplicate capability this function is intended to access. The IVI C APIs include this parameter as an additional parameter to function calls.

The IVI Configuration Server provides a way for software modules to publish the functionality that is duplicated and the strings that the software module recognizes to access the repeated capabilities. The IVI Configuration Server also provides a way for the client to supply aliases for the physical identifiers recognized by the drivers.

The Spectrum IVI driver for example uses the channel index as repeated capability allowing to give channel names as an identifier.

Programming the Board Overview


Programming the Board

Overview


The following chapters show you in detail how to program the different aspects of the board. For every topic there's a small example. For the examples we focused on Visual C++. However as shown in the last chapter the differences in programming the board under different programming languages are marginal. This manual describes the programming of the whole hardware family. Some of the topics are similar for all board versions. But some differ a little bit from type to type. Please check the given tables for these topics and examine carefully which settings are valid for your special kind of board.

Register tables

The programming of the boards is totally software register based. All software registers are described in the following form:



Register	•	Value	Direction	Description		
SPC_M2	CMD	100	w	Command register of the board.		
	M2CMD_CARD_START	4h	Starts the boar	d with the current register settings.		
·	M2CMD_CARD_STOP	40h	Stops the board manually.			



If no constants are given below the register table, the dedicated register is used as a switch. All such registers are activated if written with a "1" and deactivated if written with a "0".



Programming examples

In this manual a lot of programming examples are used to give you an impression on how the actual mentioned registers can be set within your own program. All of the examples are located in a separated colored box to indicate the example and to make it easier to differ it from the describing text.

All of the examples mentioned throughout the manual are written in C/C++ and can be used with any C/C++ compiler for Windows or Linux.

Complete C/C++ Example

```
#include "../c header/dlltyp.h"
#include "../c_header/regs.h
#include "../c_header/spcm_drv.h"
#include <stdio.h>
int main()
   drv_handle hDrv;
                                                                  // the handle of the device
    int32 lCardType;
                                                                     a place to store card information
   hDrv = spcm_hOpen ("/dev/spcm0");
                                                                  // Opens the board and gets a handle
    if (!hDrv)
                                                                  // check whether we can access the card
        return -1:
    spcm_dwGetParam_i32 (hDrv, SPC_PCITYP, &lCardType);
                                                                  // simple command, read out of card type
   printf ("Found card M2i/M3i/M4i/M4x/M2p.%04x in the system\n", lCardType & TYP_VERSIONMASK);
    spcm_vClose (hDrv);
    return 0:
```

Initialization Programming the Board

Initialization

Before using the card it is necessary to open the kernel device to access the hardware. It is only possible to use every device exclusively using the handle that is obtained when opening the device. Opening the same device twice will only generate an error code. After ending the driver use the device has to be closed again to allow later re-opening. Open and close of driver is done using the spcm_hOpen and spcm_vClose function as described in the "Driver Functions" chapter before.

Open/Close Example

Initialization of Remote Products

The only step that is different when accessing remotely controlled cards or digitizerNETBOXes is the initialization of the driver. Instead of the local handle one has to open the VISA string that is returned by the discovery function. Alternatively it is also possible to access the card directly without discovery function if the IP address of the device is known.

Multiple cards are opened by indexing the remote card number:

Error handling

If one action caused an error in the driver this error and the register and value where it occurs will be saved.



The driver is then locked until the error is read out using the error function spcm_dwGetErrorInfo_i32. Any calls to other functions will just return the error code ERR_LASTERR showing that there is an error to be read out.

This error locking functionality will prevent the generation of unseen false commands and settings that may lead to totally unexpected behavior. For sure there are only errors locked that result on false commands or settings. Any error code that is generated to report a condition to the user won't lock the driver. As example the error code ERR_TIMEOUT showing that the a timeout in a wait function has occurred won't lock the driver and the user can simply react to this error code without reading the complete error function.

As a benefit from this error locking it is not necessary to check the error return of each function call but just checking the error function once at the end of all calls to see where an error occurred. The enhanced error function returns a complete error description that will lead to the call that produces the error.

Example for error checking at end using the error text from the driver:

This short program then would generate a printout as:

```
Error ocurred at register SPC_MEMSIZE with value -345: value not allowed
```

All error codes are described in detail in the appendix. Please refer to this error description and the description of the software register to examine the cause for the error message.



Any of the parameters of the spcm_dwGetErrorInfo_i32 function can be used to obtain detailed information on the error. If one is not interested in parts of this information it is possible to just pass a NULL (zero) to this variable like shown in the example. If one is not interested in the error text but wants to install its own error handler it may be interesting to just read out the error generating register and value.

Example for error checking with own (simple) error handler:

Gathering information from the card

When opening the card the driver library internally reads out a lot of information from the on-board eeprom. The driver also offers additional information on hardware details. All of this information can be read out and used for programming and documentation. This chapter will show all general information that is offered by the driver. There is also some more information on certain parts of the card, like clock machine or trigger machine, that is described in detail in the documentation of that part of the card.

All information can be read out using one of the spcm_dwGetParam functions. Please stick to the "Driver Functions" chapter for more details on this function.

Card type

The card type information returns the specific card type that is found under this device. When using multiple cards in one system it is highly recommended to read out this register first to examine the ordering of cards. Please don't rely on the card ordering as this is based on the BIOS, the bus connections and the operating system.

Register	Value	Direction	Description
SPC_PCITYP	2000	read	Type of board as listed in the table below.

One of the following values is returned, when reading this register. Each card has its own card type constant defined in regs.h. Please note that when reading the card information as a hex value, the lower word shows the digits of the card name while the upper word is a indication for the used bus type.

.

Card type	Card type as defined in regs.h	Value hexadec- imal	Value decimal			Card type as defined in regs.h	Value hexadec- imal	Value decimal
M2i.4911	TYP_M2I4911	34911h	215313		M2i.4911-exp	TYP_M2I4911EXP	44911h	280849
M2i.4912	TYP_M2I4912	34912h	215314	Ī	M2i.4912-exp	TYP_M2I4912EXP	44912h	280850
M2i.4931	TYP_M2I4931	34931h	215345		M2i.4931-exp	TYP_M2I4931EXP	44931h	280881
M2i.4932	TYP_M2I4932	34932h	215346	1	M2i.4932-exp	TYP_M2I4932EXP	44932h	280882
M2i.4960	TYP_M2I4960	34960h	215393		M2i.4960-exp	TYP_M2I4960EXP	44960h	280929
M2i.4961	TYP_M2I4961	34961h	215394	1	M2i.4961-exp	TYP_M2I4961EXP	44961h	280930
M2i.4963	TYP_M2I4963	34963h	215395	1	M2i.4963-exp	TYP_M2I4963EXP	44963h	280931
M2i.4964	TYP_M2I4964	34964h	215396		M2i.4964-exp	TYP_M2I4964EXP	44964h	280932

Hardware version

Since all of the boards from Spectrum are modular boards, they consist of one base board and one or two piggy-back front-end modules and eventually of an extension module like the star-hub. Each of these three kinds of hardware has its own version register. Normally you do not need this information but if you have a support question, please provide the revision together with it.

Register	Value	Direction	Description
SPC_PCIVERSION	2010	read	Base card version: the upper 16 bit show the hardware (PCB) version, the lower 16 bit show the firmware version.
SPC_PCIMODULEVERSION	2012	read	Module version: the upper 16 bit show the hardware (PCB) version, the lower 16 bit show the firmware version.

If your board has a additional piggy-back extension module mounted you can get the hardware version with the following register.

Register	Value	Direction	Description
SPC_PCIEXTVERSION	2011	read	Extension module version: the upper 16 bit show the hardware (PCB) version, the lower 16 bit show the firmware version.

Firmware versions

All the cards from Spectrum typically contain multiple programmable devices such as FPGAs, CPLDs and the like. Each of these have their own dedicated firmware version. This version information is readable for each device through the various version registers. Normally you do not need this information but if you have a support question, please provide us with this information. Please note that number of devices and hence the readable firmware information is card series dependent:

Register	Value	Direction	Description		Av	ailable	for	
				M2i	мзі	M4i	M4x	М2р
SPCM_FW_CTRL	210000	read	Main control FPGA version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.	Х	Х	Х	Х	Х
SPCM_FW_CTRL_GOLDEN	210001	read	Main control FPGA golden version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the golden (recovery) firmware, the type has always a value of 2.	_	-	Х	Х	Х
SPCM_FW_CLOCK	210010	read	Clock distribution version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.		_	_	-	1
SPCM_FW_CONFIG	210020	read	Configuration controller version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.		Х	-	-	1
SPCM_FW_MODULEA	210030	read	Front-end module A version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.		Х	Х	Х	Х
SPCM_FW_MODULEB	210031	read	Front-end module B version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1. The version is zero if no second front-end module is installed on the card.		-	_	_	Х
SPCM_FW_MODEXTRA	210050	read	Extension module (Star-Hub) version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1. The version is zero if no sextension module is installed on the card.		Х	Х	_	Х
SPCM_FW_POWER	210060	read	Power controller version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.	_	_	Х	Х	Х

Cards that do provide a golden recovery image for the main control FPGA, the currently booted firmware can additionally read out:

Register	Value	Direction	Description					
				M2i	мзі	M4i	M4x	М2р
SPCM_FW_CTRL_ACTIVE	210002	read	Cards that do provide a golden (recovery) fiwmware additionally have a register to read out the version information of the currently loaded firmware version string, do determine if it is standard or golden. The hexadecimal 32bit format is: TVVVUUUUh T: the currently booted type (1: standard, 2: golden) V: the version U: unused, in production versions always zero	I	I	Х	Х	Х

Production date

This register informs you about the production date, which is returned as one 32 bit long word. The lower word is holding the information about the year, while the upper word informs about the week of the year.

Register	Value	Direction	Description
SPC_PCIDATE	2020	read	Production date: week in bits 31 to 16, year in bits 15 to 0

The following example shows how to read out a date and how to interpret the value:

```
spcm_dwGetParam_i32 (hDrv, SPC_PCIDATE, &lProdDate);
printf ("Production: week &d of year &d\n", (lProdDate >> 16) & 0xffff, lProdDate & 0xffff);
```

Last calibration date (analog cards only)

This register informs you about the date of the last factory calibration. When receiving a new card this date is similar to the delivery date when the production calibration is done. When returning the card to calibration this information is updated. This date is not updated when just doing an on-board calibration by the user. The date is returned as one 32 bit long word. The lower word is holding the information about the year, while the upper word informs about the week of the year.

Register	Value	Direction	Description
SPC_CALIBDATE	2025	read	Last calibration date: week in bit 31 to 16, year in bit 15 to 0

Serial number

This register holds the information about the serial number of the board. This number is unique and should always be sent together with a support question. Normally you use this information together with the register SPC_PCITYP to verify that multiple measurements are done with the exact same board.

Register	Value	Direction	Description
SPC_PCISERIALNO	2030	read	Serial number of the board

Maximum possible sampling rate

This register gives you the maximum possible sampling rate the board can run. The information provided here does not consider any restrictions in the maximum speed caused by special channel settings. For detailed information about the correlation between the maximum sampling rate and the number of activated channels please refer to the according chapter.

Register	Value	Direction	Description
SPC_PCISAMPLERATE	2100	read	Maximum sampling rate in Hz as a 64 bit integer value

Installed memory

This register returns the size of the installed on-board memory in bytes as a 64 bit integer value. If you want to know the amount of samples you can store, you must regard the size of one sample of your card. All 8 bit A/D and D/A cards use only one byte per sample, while all other A/D and D/A cards with 12, 14 and 16 bit resolution use two bytes to store one sample. All digital cards need one byte to store 8 data bits.

Register	Value	Direction	Description
SPC_PCIMEMSIZE	2110	read _i32	Installed memory in bytes as a 32 bit integer value. Maximum return value will 1 GByte. If more memory is installed this function will return the error code ERR_EXCEEDINT32.
SPC_PCIMEMSIZE	2110	read _i64	Installed memory in bytes as a 64 bit integer value

The following example is written for a "two bytes" per sample card (12, 14 or 16 bit board), on any 8 bit card memory in MSamples is similar to memory in MBytes.

```
spcm_dwGetParam_i64 (hDrv, SPC_PCIMEMSIZE, &llInstMemsize);
printf ("Memory on card: %d MBytes\n", (int32) (llInstMemsize /1024/1024));
printf (" : %d MSamples\n", (int32) (llInstMemsize /1024/1024/2));
```

Installed features and options

The SPC_PCIFEATURES register informs you about the features, that are installed on the board. If you want to know about one option being installed or not, you need to read out the 32 bit value and mask the interesting bit. In the table below you will find every feature that may be installed on a M2i/M3i/M4i/M4x/M2p card. Please refer to the ordering information to see which of these features are available for your card series.

gister	Value	Direction	Description		
C_PCIFEATURES	2120	read	PCI feature register. Holds the installed features and options as a bitfield. The read value must be masked out with one of the masks below to get information about one certain feature.		
SPCM_FEAT_MULTI	1h	Is set if the fed	ture Multiple Recording / Multiple Replay is available.		
SPCM_FEAT_GATE	2h	Is set if the feature Gated Sampling / Gated Replay is available.			
SPCM_FEAT_DIGITAL	4h	Is set if the fee	ature Digital Inputs / Digital Outputs is available.		
SPCM_FEAT_TIMESTAMP	8h	Is set if the fee	ature Timestamp is available.		
SPCM_FEAT_STARHUB6_EXTM	20h	Is set on the co	ard, that carries the star-hub extension or piggy-back module for synchronizing up to 6 cards (M2p).		
SPCM_FEAT_STARHUB8_EXTM	20h	Is set on the co	ard, that carries the star-hub extension or piggy-back module for synchronizing up to 8 cards (M4i).		
SPCM_FEAT_STARHUB4	20h	Is set on the co	ard, that carries the star-hub piggy-back module for synchronizing up to 4 cards (M3i).		
SPCM_FEAT_STARHUB5	20h	Is set on the co	ard, that carries the star-hub piggy-back module for synchronizing up to 5 cards (M2i).		
SPCM_FEAT_STARHUB16_EXTM	40h	Is set on the co	ard, that carries the star-hub piggy-back module for synchronizing up to 16 cards (M2p).		
SPCM_FEAT_STARHUB8	40h	Is set on the co	ard, that carries the star-hub piggy-back module for synchronizing up to 8 cards (M3i).		
SPCM_FEAT_STARHUB16	40h	Is set on the co	ard, that carries the star-hub piggy-back module for synchronizing up to 16 cards (M2i).		
SPCM_FEAT_ABA	80h	Is set if the feature ABA mode is available.			
SPCM_FEAT_BASEXIO	100h	Is set if the extra BaseXIO option is installed. The lines can be used for asynchronous digital I/O, extra trigger of timestamp reference signal input.			
SPCM_FEAT_AMPLIFIER_10V	200h	Arbitrary Wav	veform Generators only: card has additional set of calibration values for amplifier card.		
SPCM_FEAT_STARHUBSYSMASTER	400h	Is set in the ca	ard that carries a System Star-Hub Master card to connect multiple systems (M2i).		
SPCM_FEAT_DIFFMODE	800h	M2i.30xx seri	es only: card has option -diff installed for combining two SE channels to one differential channel.		
SPCM_FEAT_SEQUENCE	1000h	Only available	e for output cards or I/O cards: Replay sequence mode available.		
SPCM_FEAT_AMPMODULE_10V	2000h	Is set on the co	ard that has a special amplifier module for mounted (M2i.60xx/61xx only).		
SPCM_FEAT_STARHUBSYSSLAVE	4000h	Is set in the ca	ard that carries a System Star-Hub Slave module to connect with System Star-Hub master systems (M2i).		
SPCM_FEAT_NETBOX	8000h	The card is ph	ysically mounted within a digitizerNETBOX or generatorNETBOX.		
SPCM_FEAT_REMOTESERVER	10000h	Support for the	e Spectrum Remote Server option is installed on this card.		
SPCM_FEAT_SCAPP	20000h	Support for the (M4i and M2)	e SCAPP option allowing CUDA RDMA access to supported graphics cards for GPU calculations p)		
SPCM_FEAT_DIG16_SMB	40000h	M2p: Set if option M2p.xxxx-DigSMB is installed, adding 16 additional digital I/Os via SMB connectors.			
SPCM_FEAT_DIG16_FX2	80000h	M2p: Set if option M2p.xxxxx-DigFX2 is installed, adding 16 additional digital I/Os via FX2 multipin connectors.			
SPCM_FEAT_DIGITALBWFILTER	100000h	A digital (box	A digital (boxcar) bandwidth filter is available that can be globally enabled/disabled for all channels.		
SPCM_FEAT_CUSTOMMOD_MASK	F0000000h	been specially	oit of the feature register is used to mark special custom modifications. This is only used if the card has a customized. Please refer to the extra documentation for the meaning of the custom modifications. For M4i, M4x and M2p cards see "Custom modifications" chapter instead.		

The following example demonstrates how to read out the information about one feature.

```
spcm_dwGetParam_i32 (hDrv, SPC_PCIFEATURES, &lFeatures);
if (lFeatures & SPCM_FEAT_DIGITAL)
    printf("Option digital inputs/outputs is installed on your card");
```

The following example demonstrates how to read out the custom modification code.

```
spcm_dwGetParam_i32 (hDrv, SPC_PCIFEATURES, &lFeatures);
lCustomMod = (lFeatures >> 28) & 0xF;
if (lCustomMod != 0)
    printf("Custom modification no. %d is installed.", lCustomMod);
```

Installed extended Options and Features

Some cards (such as M4i/M4x/M2p cards) can have advanced features and options installed. This can be read out with with the following register:

Register	Value	Direction	Description
SPC_PCIEXTFEATURES	2121	read	PCI extended feature register. Holds the installed extended features and options as a biffield. The read value must be masked out with one of the masks below to get information about one certain feature.

SPCM_FEAT_EXTFW_SEGSTAT	1h	Is set if the firmware option "Block Statistics" is installed on the board, which allows certain statistics to be on-board calculated for data being recorded in segmented memory modes, such as Multiple Recording or ABA.
SPCM_FEAT_EXTFW_SEGAVERAGE	2h	Is set if the firmware option "Block Average" is installed on the board, which allows on-board hardware averaging of data being recorded in segmented memory modes, such as Multiple Recording or ABA.
SPCM_FEAT_EXTFW_BOXCAR	4h	Is set if the firmware mode "Boxcar Average" is supported in the installed firmware version.

Miscellaneous Card Information

Some more detailed card information, that might be useful for the application to know, can be read out with the following registers:

Register	Value	Direction	Description
SPC_MIINST_MODULES	1100	read	Number of the installed front-end modules on the card.
SPC_MIINST_CHPERMODULE	1110	read	Number of channels installed on one front-end module.
SPC_MIINST_BYTESPERSAMPLE	1120	read	Number of bytes used in memory by one sample.
SPC_MIINST_BITSPERSAMPLE	1125	read	Resolution of the samples in bits.
SPC_MIINST_MAXADCVALUE	1126	read	Decimal code of the full scale value.
SPC_MIINST_MINEXTCLOCK	1145	read	Minimum external clock that can be fed in for direct external clock (if available for card model).
SPC_MIINST_MAXEXTCLOCK	1146	read	Maximum external clock that can be fed in for direct external clock (if available for card model).
SPC_MIINST_MINEXTREFCLOCK	1148	read	Minimum external clock that can be fed in as a reference clock.
SPC_MIINST_MAXEXTREFCLOCK	1149	read	Maximum external clock that can be fed in as a reference clock.
SPC_MIINST_ISDEMOCARD	1175	read	Returns a value other than zero, if the card is a demo card.

Function type of the card

This register register returns the basic type of the card:

Register		Value	Direction	Description
SPC_FNCTYPE		2001	read	Gives information about what type of card it is.
	SPCM_TYPE_AI	1 h	Analog input card (analog acquisition; the M2i.4028 and M2i.4038 also return this value)	
•	SPCM_TYPE_AO	2h	Analog output card (arbitrary waveform generators)	
	SPCM_TYPE_DI	4h	Digital input card (logic analyzer card)	
	SPCM_TYPE_DO	8h	Digital output card (pattern generators)	
•	SPCM_TYPE_DIO	10h	Digital I/O (input/output) card, where the direction is software selectable.	

Used type of driver

This register holds the information about the driver that is actually used to access the board. Although the driver interface doesn't differ between Windows and Linux systems it may be of interest for a universal program to know on which platform it is working.

Register	Value	Direction	Description
SPC_GETDRVTYPE	1220	read	Gives information about what type of driver is actually used
DRVTYP_LINUX32	1	Linux 32bit driver is used	
DRVTYP_WDM32	4	Windows WDM 32bit driver is used (XP/Vista/Windows 7/Windows 8/Windows 10).	
DRVTYP_WDM64	5	Windows WDM 64bit driver is used by 64bit application (XP64/Vista/Windows 7/Windows 8/Windows 10).	
DRVTYP_WOW64	6	Windows WDM 64bit driver is used by 32bit application (XP64/Vista/Windows 7/Windows 8/ Windo Linux 64bit driver is used	
DRVTYP_LINUX64	7		

Driver version

This register holds information about the currently installed driver library. As the drivers are permanently improved and maintained and new features are added user programs that rely on a new feature are requested to check the driver version whether this feature is installed.

Register	Value	Direction	Description
SPC_GETDRVVERSION	1200	read	Gives information about the driver library version

The resulting 32 bit value for the driver version consists of the three version number parts shown in the table below:

Driver Major Version	Driver Minor Version	Driver Build
8 Bit wide: bit 24 to bit 31	8 Bit wide, bit 16 to bit 23	16 Bit wide, bit 0 to bit 15

Kernel Driver version

This register informs about the actually used kernel driver. Windows users can also get this information from the device manager. Please refer to the "Driver Installation" chapter. On Linux systems this information is also shown in the kernel message log at driver start time.

Register	Value	Direction	Description
SPC_GETKERNELVERSION	1210	read	Gives information about the kernel driver version.

The resulting 32 bit value for the driver version consists of the three version number parts shown in the table below:

Driver Major Version	Driver Minor Version	Driver Build
8 Bit wide: bit 24 to bit 31	8 Bit wide, bit 16 to bit 23	16 Bit wide, bit 0 to bit 15

The following example demonstrates how to read out the kernel and library version and how to print them.

```
spcm_dwGetParam_i32 (hDrv, SPC_GETDRVVERSION, &lLibVersion);
spcm_dwGetParam_i32 (hDrv, SPC_GETKERNELVERSION, &lKernelVersion);
printf("Kernel V %d.%d build %d\n",lKernelVersion >> 24, (lKernelVersion >> 16) & 0xff, lKernelVersion & 0xffff);
printf("Library V %d.%d build %d\n",lLibVersion >> 24, (lLibVersion >> 16) & 0xff, lLibVersion & 0xffff);
```

This small program will generate an output like this:

```
Kernel V 1.11 build 817
Library V 1.1 build 854
```

Programming the Board Reset

Reset

Every Spectrum card can be reset by software. Concerning the hardware, this reset is the same as the power-on reset when starting the host computer. In addition to the power-on reset, the reset command also brings all internal driver settings to a defined default state. A software reset is automatically performed, when the driver is first loaded after starting the host system.

It is recommended, that every custom written program performs a software reset first, to be sure that the driver is in a defined state independent from possible previous setting.



Performing a board reset can be easily done by the related board command mentioned in the following table.

Register	Value	Direction	Description
SPC_M2CMD	100	w	Command register of the board.
M2CMD_CARD_RESET	1h		I hardware reset is done for the board. All settings are set to the default values. The data in the board's ory will be no longer valid. Any output signals like trigger or clock output will be disabled.

digitizerNETBOX/generatorNETBOX specific registers

Information about the digitizerNETBOX/generatorNETBOX, in which the card is installed, can be read out via the card handle.

The following digitizer NETBOX/generator NETBOX specific information registers can be used:

Regis	ter	Value	Direction	Description
SPC_N	NETBOX_TYPE	400000	read	Hex coded version of the digitizerNETBOX/generatorNETBOX, example 02490110h: bit 24 to 31: Series: example 02h = DN2 bit 16 to 23: Family: example 49h = 49 bit 8 to 15: Speed grade: example 01h = 1 bit 0 to 7: Channels: example 10h = 16 Decoded example: DN2.491-16
SPC_N	netbox_serialno	400001	read	Serial number of the digitizerNETBOX/generatorNETBOX itself. In most cases the serial numbers of the digitizerNETBOX/generatorNETBOX and the embedded cards are consecutive but there is no guarantee for this.
SPC_N	NETBOX_PRODUCTIONDATE	400002	read	Production date: week in bit 31 to 16, year in bit 15 to 0
SPC_N	ietbox_hwversion	DX_HWVERSION 400003		The hardware version of the digitizerNETBOX/generatorNETBOX products
SPC_N	ietbox_swversion	400004	read	The software version of the installed remote server
SPC_N	NETBOX_FEATURES	400005	read	Features of the digitizerNETBOX/generatorNETBOX. Holds the installed features and options as a biffield. The read value must be masked out with one of the masks below to get information about one certain feature.
	NETBOX_FEAT_DCPOWER	1h	Is set if one of	the DC power options are installed in the system.
	NETBOX_FEAT_BOOTATPOWERON	2h		ecial feature automatic boot on power on is installed. This would allow remote devices to automatically failure of the power supply.
	NETBOX_FEAT_EMBEDDEDSERVER	4h	Is set if the op	tion Embedded Server is installed.

Register	Value	Direction	Description
SPC_NETBOX_CUSTOM	400006	read	Custom code for custom modifications of the digitizerNETBOX/generatorNETBOX.
SPC_NETBOX_WAKEONLAN	400007	write	This command is issed to wake a digitizerNETBOX/generatorNETBOX that is currently in standby-mode with a special wake-on-lan message. Please note that the card handle is NULL in this case as there is no opened card here. The argument is the MAC address of that device
SPC_NETBOX_MACADDRESS	400008	read	Reads out the MAC address of the digitizerNETBOX/generatorNETBOX.
SPC_NETBOX_LANIDFLASH	400009	write	By writing 1 to this register, one can start the autoamtic flashing of the LAN Id to detect a particulat digitizerNETBOX/generatorNETBOX that is installed in a Rack of multiple digitizerNETBOX or generatorNETBOX devices. Writing a 0 to this register will stop the flashing again.
SPC_NETBOX_TEMPERATURE	400010	read	Read out the temperature inside the digitizerNETBOX/generatorNETBOX (same as displayed in the webinterface status information) in Kelvin.
SPC_NETBOX_SHUTDOWN	400011	write	Remotely shut down the digitizerNETBOX/generatorNETBOX. Value must be set to 0.
SPC_NETBOX_RESTART	400012	write	Remotely restart the digitizerNETBOX/generatorNETBOX. Value must be set to 0.

Analog Inputs Channel Selection

Analog Inputs

Channel Selection

One key setting that influences all other possible settings is the channel enable register. A unique feature of the Spectrum cards is the possibility to program the number of channels you want to use. All on-board memory can then be used by these activated channels.

This description shows you the channel enable register for the complete card family. However, your specific board may have less channels depending on the card type that you have purchased and therefore does not allow you to set the maximum number of channels shown here.

Register		Value	Direction	Description		
SPC_CHE	NABLE	11000	read/write	Sets the channel enable information for the next board run.		
	CHANNEL0	1	Activates chan	nel O		
Ĭ	CHANNEL1	2	Activates chan	nel 1		
Ĭ	CHANNEL2	4	Activates chan	nel 2		
Î	CHANNEL3	8	Activates channel 3			
Ĭ	CHANNEL4	16	Activates chan	nel 4		
Ĭ	CHANNEL5	32	Activates chan	nel 5		
Î	CHANNEL6	64	Activates channel 6			
	CHANNEL7	128	Activates chan	nel 7		

The channel enable register is set as a bitmap. That means that one bit of the value corresponds to one channel to be activated. To activate more than one channel the values have to be combined by a bitwise OR.

Single-ended inputs

1 single-ended channel enabled

The following table shows all allowed settings for the channel enable register when only activating one channel

		Ch	annels	to activ	rate			Installed	d channels	on card	Value to program		
Ch0	Ch1	Ch2	Ch3	Ch4	Ch5	Ch6	Ch7	2	4	8	Constant from regs.h	hex	decimal
Х								Χ	Χ	Х	CHANNEL0	1 h	1
	Х							Χ	Х	Х	CHANNEL1	2h	2
		Χ						n.a.	Х	Х	CHANNEL2	4h	4
			Χ					n.a.	Х	Х	CHANNEL3	8h	8
				Χ				n.a.	n.a.	Х	CHANNEL4	10h	16
					Χ			n.a.	n.a.	Х	CHANNEL5	20h	32
						Χ		n.a.	n.a.	Х	CHANNEL6	40h	64
							Χ	n.a.	n.a.	Х	CHANNEL7	80h	128

2 single-ended channels enabled

The following table show all allowed settings for the channel enable register when activating two channels

		Channels to activate						Installed	d channels	on card	Value to program		
Ch0	Ch1	Ch2	Ch3	Ch4	Ch5	Ch6	Ch7	2	4	8	Constant from regs.h	hex	decimal
Χ	Χ							Χ	Х	Х	CHANNELO CHANNEL1	3h	3
Х		Χ						n.a.	Х	Х	CHANNELO CHANNEL2	5h	5
Х			Χ					n.a.	Х	Х	CHANNELO CHANNEL3	9h	9
	Χ	Χ						n.a.	Χ	Х	CHANNEL1 CHANNEL2	6h	6
	Χ		Χ					n.a.	Χ	Х	CHANNEL1 CHANNEL3	Ah	10
		Χ	Χ					n.a.	Χ	Х	CHANNEL2 CHANNEL3	Ch	12
				Χ	Χ			n.a.	n.a.	Х	CHANNEL4 CHANNEL5	30h	48
				Χ		Χ		n.a.	n.a.	Х	CHANNEL4 CHANNEL6	50h	80
				Χ			Χ	n.a.	n.a.	Х	CHANNEL4 CHANNEL7	90h	144
					Х	Х		n.a.	n.a.	Х	CHANNEL5 CHANNEL6	60h	96
					Χ		Χ	n.a.	n.a.	Х	CHANNEL5 CHANNEL7	A0h	160
						Х	Χ	n.a.	n.a.	Х	CHANNEL6 CHANNEL7	C0h	192
Х				Χ				n.a.	n.a.	Х	CHANNELO CHANNEL4	11h	17
Х					Χ			n.a.	n.a.	Х	CHANNELO CHANNEL5	21h	33
Х						Х		n.a.	n.a.	Х	CHANNELO CHANNEL6	41h	65
Х							Χ	n.a.	n.a.	Х	CHANNELO CHANNEL7	81h	129
	Χ			Χ				n.a.	n.a.	Х	CHANNEL1 CHANNEL4	12h	18
	Χ				Χ			n.a.	n.a.	Х	CHANNEL1 CHANNEL5	22h	34
	Χ					Χ		n.a.	n.a.	Х	CHANNEL1 CHANNEL6	42h	66
	Χ						Χ	n.a.	n.a.	Х	CHANNEL1 CHANNEL7	82h	130
		Χ		Χ				n.a.	n.a.	Х	CHANNEL2 CHANNEL4	14h	20
		Χ			Х			n.a.	n.a.	Х	CHANNEL2 CHANNEL5	24h	36
		Χ				Х		n.a.	n.a.	Х	CHANNEL2 CHANNEL6	44h	68
		Χ				l	Χ	n.a.	n.a.	Х	CHANNEL2 CHANNEL7	84h	132
			Χ	Χ				n.a.	n.a.	Χ	CHANNEL3 CHANNEL4	18h	24

Channel Selection Analog Inputs

		Ch	annels	to activ	ate			Installed	d channels	on card	Value to program		
(ChO Ch1	Ch2	Ch3	Ch4	Ch5	Ch6	Ch7	2	4	8	Constant from regs.h	hex	decimal
			Χ		Χ			n.a.	n.a.	Х	CHANNEL3 CHANNEL5	28h	40
			Χ			Χ		n.a.	n.a.	Х	CHANNEL3 CHANNEL6	48h	72
			Х				Х	n.a.	n.a.	Х	CHANNEL3 CHANNEL7	88h	136

4 single-ended channels enabled

The following table show all allowed settings for the channel enable register when activating four channels

		Che	annels	to activ	rate					channels card	Value to program	
Ch0	Ch1	Ch2	Ch3	Ch4	Ch5	Ch6	Ch7	2	4	8	Constant from regs.h hex	decimal
Χ	Χ	Χ	Χ					n.a.	Х	Х	CHANNELO CHANNEL1 CHANNEL2 CHANNEL3 Fh	15
				Χ	Χ	Х	Χ	n.a.	n.a.	Х	CHANNEL4 CHANNEL5 CHANNEL6 CHANNEL7 F0h	240
Х	Χ			Χ	Χ			n.a.	n.a.	Х	CHANNELO CHANNEL1 CHANNEL4 CHANNEL5 33h	51
Х	Χ			Χ		Χ		n.a.	n.a.	Х	CHANNELO CHANNEL1 CHANNEL4 CHANNEL6 53h	83
Χ	Χ			Χ			Χ	n.a.	n.a.	Х	CHANNELO CHANNEL1 CHANNEL4 CHANNEL7 93h	147
Х	Х				Х	Χ		n.a.	n.a.	Х	CHANNELO CHANNEL1 CHANNEL5 CHANNEL6 63h	99
Х	Х				Х		Χ	n.a.	n.a.	Х	CHANNELO CHANNEL1 CHANNEL5 CHANNEL7 A3h	163
Х	Х					Χ	Χ	n.a.	n.a.	Х	CHANNELO CHANNEL1 CHANNEL6 CHANNEL7 C3h	195
Х		Χ		Χ	Х			n.a.	n.a.	Х	CHANNELO CHANNEL2 CHANNEL4 CHANNEL5 35h	53
Χ		Χ		Χ		Х		n.a.	n.a.	Х	CHANNELO CHANNEL2 CHANNEL4 CHANNEL6 55h	85
Х		Χ		Χ			Χ	n.a.	n.a.	Х	CHANNELO CHANNEL2 CHANNEL4 CHANNEL7 95h	149
Χ		Χ			Х	Х		n.a.	n.a.	Х	CHANNELO CHANNEL2 CHANNEL5 CHANNEL6 65h	101
Х		Χ			Х		Χ	n.a.	n.a.	Х	CHANNELO CHANNEL2 CHANNEL5 CHANNEL7 A5h	165
Х		Χ				Х	Χ	n.a.	n.a.	Х	CHANNELO CHANNEL2 CHANNEL6 CHANNEL7 C5h	197
Χ			Χ	Χ	Х			n.a.	n.a.	Х	CHANNELO CHANNEL3 CHANNEL4 CHANNEL5 39h	57
Х			Χ	Χ		Χ		n.a.	n.a.	Х	CHANNELO CHANNEL3 CHANNEL4 CHANNEL6 59h	89
Х			Χ	Χ			Χ	n.a.	n.a.	Х	CHANNELO CHANNEL3 CHANNEL4 CHANNEL7 99h	153
Χ			Χ		Х	Х		n.a.	n.a.	Х	CHANNELO CHANNEL3 CHANNEL5 CHANNEL6 69h	105
Х			Χ		Х		Χ	n.a.	n.a.	Х	CHANNELO CHANNEL3 CHANNEL5 CHANNEL7 A9h	169
Χ			Χ			Х	Χ	n.a.	n.a.	Х	CHANNELO CHANNEL3 CHANNEL6 CHANNEL7 C9h	201
	Х	Χ		Χ	Х			n.a.	n.a.	Х	CHANNEL1 CHANNEL2 CHANNEL4 CHANNEL5 36h	54
	Х	Χ		Χ		Х		n.a.	n.a.	Х	CHANNEL1 CHANNEL2 CHANNEL4 CHANNEL6 56h	86
	Х	Χ		Χ			Χ	n.a.	n.a.	Х	CHANNEL1 CHANNEL2 CHANNEL4 CHANNEL7 96h	150
	Х	Χ			Х	Х		n.a.	n.a.	Х	CHANNEL1 CHANNEL2 CHANNEL5 CHANNEL6 66h	102
	Х	Χ			Х		Χ	n.a.	n.a.	Х	CHANNEL1 CHANNEL2 CHANNEL5 CHANNEL7 A6h	166
	Х	Χ				Х	Χ	n.a.	n.a.	Х	CHANNEL1 CHANNEL2 CHANNEL6 CHANNEL7 C6h	198
	Х		Χ	Χ	Х			n.a.	n.a.	Х	CHANNEL1 CHANNEL3 CHANNEL4 CHANNEL5 3Ah	58
	Х		Χ	Χ		Х		n.a.	n.a.	Х	CHANNEL1 CHANNEL3 CHANNEL4 CHANNEL6 5Ah	90
	Х		Χ	Χ			Χ	n.a.	n.a.	Х	CHANNEL1 CHANNEL3 CHANNEL4 CHANNEL7 9Ah	154
	Х		Χ		Х	Х		n.a.	n.a.	Х	CHANNEL1 CHANNEL3 CHANNEL5 CHANNEL6 6Ah	106
	Х		Χ		Х		Χ	n.a.	n.a.	Х	CHANNEL1 CHANNEL3 CHANNEL5 CHANNEL7 AAh	170
	Х		Χ			Х	Χ	n.a.	n.a.	Х	CHANNEL1 CHANNEL3 CHANNEL6 CHANNEL7 CAh	202
		Χ	Χ	Χ	Х			n.a.	n.a.	Х	CHANNEL2 CHANNEL3 CHANNEL4 CHANNEL5 3Ch	60
		Χ	Χ	Χ		Х		n.a.	n.a.	Х	CHANNEL2 CHANNEL3 CHANNEL4 CHANNEL6 5Ch	92
		Χ	Χ	Χ			Χ	n.a.	n.a.	Х	CHANNEL2 CHANNEL3 CHANNEL4 CHANNEL7 9Ch	156
		Χ	Χ		Х	Х		n.a.	n.a.	Х	CHANNEL2 CHANNEL3 CHANNEL5 CHANNEL6 6Ch	108
		Χ	Χ		Х		Χ	n.a.	n.a.	Х	CHANNEL2 CHANNEL3 CHANNEL5 CHANNEL7 ACh	172
		Χ	Χ			Χ	Χ	n.a.	n.a.	Х	CHANNEL2 CHANNEL3 CHANNEL6 CHANNEL7 CCh	204

8 single-ended channels enabled

		Ch	annels	to activ	ate			Installe	d channels	on card	Value to program		
Ch	Ch1	Ch2	Ch3	Ch4	Ch5	Ch6	Ch7	2	4	8	Constant from regs.h	hex	decimal
Х	Х	Х	Х	Х	Χ	Х	Х	n.a.	n.a.	Х	CHANNEL0 CHANNEL1 CHANNEL2 CHANNEL3 CHANNEL4 CHANNEL5 CHANNEL6 CHANNEL7	FFh	255



Any channel activation mask that is not shown here is not valid. If programming an other channel activation, the driver will return with an error code ERR_VALUE.

Example showing how to activate 4 single-ended channels:

spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNEL0 | CHANNEL1 | CHANNEL2 | CHANNEL3);

To help user programs it is also possible to read out the number of activated channels that correspond to the currently programmed bitmap.

I	Register	Value	Direction	Description
	SPC_CHCOUNT	11001	read	Reads back the number of currently activated channels.

Analog Inputs Channel Selection

Reading out the channel enable information can be done directly after setting it or later like this:

```
spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNELO | CHANNEL1);
spcm_dwGetParam_i32 (hDrv, SPC_CHENABLE, &lActivatedChannels);
spcm_dwGetParam_i32 (hDrv, SPC_CHCOUNT, &lChCount);
printf ("Activated channels bitmask is: 0x%08x\n", lActivatedChannels);
printf ("Number of activated channels with this bitmask: %d\n", lChCount);
```

Assuming that the two channels are available on your card the program will have the following output:

```
Activated channels bitmask is: 0x00000003
Number of activated channels with this bitmask: 2
```

Differential Inputs


In addition to the normal single-ended inputs this board is also equipped with true differential inputs. When using channels of the card in differential mode, two adjacent single-ended inputs are combined to one true-differential channel. The channel with the even number will be the input for the positive phase (+) and the channel with the next odd number will be used for the negative phase (-).

When the inputs are used in differential mode the A/D converter measures the difference between the two lines with regards to system ground. The connector for the positive signal (channel x) is used in single-ended and in differential mode, while the connector for the negative input (channel (x+1)) is used in differential mode for the negative phase.

Even in differential mode the inputs relate to system ground. The inputs are not isolated, so no connection to levels above the maximum input voltage is allowed!



The following drawing shows the difference (also in the meaning of the maximum amplitude) between single-ended and differential input:



As you can see in the block diagram mentioned earlier in this manual, the internal conversion from differential to single ended is done after the offset correction stage. As a result all the offset settings mentioned before can only be used with single-ended inputs.



You can change between single-ended and differential mode separately for every even input channel by setting the relating register shown in one of the following tables:

M2i.4911, M2i.4912, M2i.4931, M2i.4932, M2i.4963, M2i.4964

Register	Value	Direction	Description
SPC_DIFFO	30040	r/w	Set channel 0 to differential mode using channel 1 as negative input. The default mode is single-ended.
SPC_DIFF2	30240	r/w	Set channel 2 to differential mode using channel 3 as negative input. The default mode is single-ended.
SPC_DIFF4	30440	r/w	Set channel 4 to differential mode using channel 5 as negative input. The default mode is single-ended.
SPC_DIFF6	30640	r/w	Set channel 6 to differential mode using channel 7 as negative input. The default mode is single-ended.

M2i.4960, M2i.4961

Register	Value	Direction	Description
SPC_DIFFO	30040	r/w	Set channel 0 to differential mode. The default mode is single-ended.
SPC_DIFF1	30140	r/w	Set channel 1 to differential mode. The default mode is single-ended.
SPC_DIFF2	30240	r/w	Set channel 2 to differential mode. The default mode is single-ended.
SPC_DIFF3	30340	r/w	Set channel 3 to differential mode. The default mode is single-ended.

Channel Selection Analog Inputs

1 differential channel enabled

The following table shows all allowed settings for the channel enable register when only activating one channel

l		Chan	nels	to a	ctiva	ıte			Card	Types		Value to program			SPC_DIFFx register to be enabled
0	1	2	3	4	5	6	7	4960	4961	4911 4931 4963	4912 4932 4964	Constant from regs.h	hex	decimal	-
Χ								Х	Х	Х	Х	CHANNEL0	01h	1	SPC_DIFF0
	Х							Х	Χ	n.a.	n.a.	CHANNEL1	02h	2	SPC_DIFF1
		Χ						n.a.	Х	Х	Х	CHANNEL2	04h	4	SPC_DIFF2
			Χ					n.a.	Χ	n.a.	n.a.	CHANNEL3	08h	8	SPC_DIFF3
				Χ				n.a.	n.a.	n.a.	Х	CHANNEL4	10h	16	SPC_DIFF4
					Χ			n.a.	n.a.	n.a.	n.a.	CHANNEL5	20h	32	SPC_DIFF5
						Χ		n.a.	n.a.	n.a.	Х	CHANNEL6	40h	64	SPC_DIFF6
							Х	n.a.	n.a.	n.a.	n.a.	CHANNEL7	80h	128	SPC DIFF7

2 differential Channels enabled

The following table show all allowed settings for the channel enable register when activating two channels

1	C	hanı	nels	to ac	tiva	te		İ	Card	Types		Value to program			SPC_DIFFx register to be enabled
0	1	2	3	4	5	6	7	4960	4961	4911 4931 4963	4912 4932 4964	Constant from regs.h	hex	decimal	
Χ	Χ							Х	Х	n.a.	n.a.	CHANNELO CHANNEL1	03h	3	SPC_DIFFO, SPC_DIFF1
Х		Χ						n.a.	Х	X.	Χ	CHANNELO CHANNEL2	05h	5	SPC_DIFFO, SPC_DIFF2
Х			Χ					n.a.	Х	n.a.	n.a.	CHANNELO CHANNEL3	09h	9	SPC_DIFFO, SPC_DIFF3
Х				Χ				n.a.	n.a.	n.a.	Χ	CHANNELO CHANNEL4	11h	1 <i>7</i>	SPC_DIFFO, SPC_DIFF4
Х						Χ		n.a.	n.a.	n.a.	Χ	CHANNELO CHANNEL6	41h	65	SPC_DIFFO, SPC_DIFF6
	Х	Χ						n.a.	Х	n.a.	n.a.	CHANNEL1 CHANNEL2	06h	6	SPC_DIFF1, SPC_DIFF2
	Х		Χ					n.a.	Х	n.a.	n.a.	CHANNEL1 CHANNEL3	0Ah	10	SPC_DIFF1, SPC_DIFF3
		Χ	Χ					n.a.	Х	n.a.	n.a.	CHANNEL2 CHANNEL3	0Ch	12	SPC_DIFF2, SPC_DIFF3
		Χ		Χ				n.a.	n.a.	n.a.	Χ	CHANNEL2 CHANNEL4	14h	20	SPC_DIFF2, SPC_DIFF4
		Χ				Χ		n.a.	n.a.	n.a.	Χ	CHANNEL2 CHANNEL6	44h	68	SPC_DIFF2, SPC_DIFF6
				Χ		Χ		n.a.	n.a.	n.a.	Χ	CHANNEL4 CHANNEL6	50h	80	SPC_DIFF4, SPC_DIFF6

4 differential channels enabled

The following table show all allowed settings for the channel enable register when activating four channels

1		Chai	nnels	to a	ctiva	te			Card	Types		Value to program			SPC_DIFFx register to be enabled
() 1	2	3	4	5	6	7	4960	4961	4911 4931 4963	4912 4932 4964	Constant from regs.h	hex	decimal	
	X	Х	Χ					n.a.	Х	n.a.	n.a.	CHANNELO CHANNEL1 CHANNEL2 CHANNEL3	OFh		SPC_DIFF0, SPC_DIFF1, SPC_DIFF2, SPC_DIFF3
	(Х		Х		Х		n.a.	n.a.	n.a.	Х	CHANNELO CHANNEL2 CHANNEL4 CHANNEL6	55h	85	SPC_DIFF0, SPC_DIFF2, SPC_DIFF4, SPC_DIFF6

Mixed single-ended and differential inputs

It is also possible to have a mixed setup of differential and single-ended channels. In this case however the restriction is that the number of channels that are active on each of the front-end modules must be either zero (the channels on one module are completely unused in the current configuration) or the number of active channels on both modules must be equal.

M2i.4960 and M2i.4961

Each channel can either be programmed to be single-ended or differential. Any combination that fulfills the above mentioned limitation is possible. Below you'll find some example setups:

Ch	annels	to activ	ate	Card	Types	Value to program			SPC_DIFFx register to be enabled
0	1	2	3	4960	4961	Constant from regs.h	hex	decimal	
SE	Diff			Χ	Х	CHANNELO CHANNEL1	03h	3	SPC_DIFF1
Diff	SE			Χ	Х	CHANNELO CHANNEL1	03h	3	SPC_DIFFO
SE	SE	Diff	Diff	n.a.	Х	CHANNELO CHANNEL1 CHANNEL2 CHANNEL3	OFh	15	SPC_DIFF2, SPC_DIFF3
Diff	SE	SE	Diff	n.a.	Х	CHANNELO CHANNEL1 CHANNEL2 CHANNEL3	OFh	15	SPC_DIFFO, SPC_DIFF3
	Diff	SE		n.a.	Χ	CHANNEL1 CHANNEL2	06h	6	SPC_DIFF1
		Diff	SE	n.a.	Х	CHANNEL2 CHANNEL3	0Ch	12	SPC_DIFF2

Analog Inputs Channel Selection

M2i.4911, M2i.4912, M2i.4931, M2i.4932, M2i.4963, M2i.4964

The following tables list all the allowed combinations of activated single-ended and differential channels, that fulfill that restriction.

1 differential and 1 single-ended channel enabled

The following table show all allowed settings for the channel enable register when activating two channels

	D	Ch = differ		to activ S = sin		ed			d chan- n card	Value to program			SPC_DIFFx register to be enabled
Ch0	Ch1	Ch2	Ch3	Ch4	Ch5	Ch6	Ch7	4	8	Constant from regs.h	hex	decimal	
)	S						Χ	Х	CHANNELO CHANNEL2	5h	5	SPC_DIFF0
1)		S					Χ	Х	CHANNELO CHANNEL3	9h	9	SPC_DIFF0
[)			S				n.a.	Х	CHANNELO CHANNEL4	11h	1 <i>7</i>	SPC_DIFF0
[)				S			n.a.	Х	CHANNELO CHANNEL5	21h	33	SPC_DIFF0
[)					S		n.a.	Х	CHANNELO CHANNEL6	41h	65	SPC_DIFF0
[)						S	n.a.	Χ	CHANNELO CHANNEL7	81h	129	SPC_DIFF0
S		[)					Χ	Х	CHANNEL2 CHANNEL0	5h	5	SPC_DIFF2
	S	[)					Χ	Х	CHANNEL2 CHANNEL1	6h	6	SPC_DIFF2
		[)	S				n.a.	Х	CHANNEL2 CHANNEL4	14h	20	SPC_DIFF2
		[)		S			n.a.	Х	CHANNEL2 CHANNEL5	24h	36	SPC_DIFF2
		[)			S		n.a.	Х	CHANNEL2 CHANNEL6	44h	68	SPC_DIFF2
		[)				S	n.a.	Х	CHANNEL2 CHANNEL7	84h	132	SPC_DIFF2
				[)	S		n.a.	Х	CHANNEL4 CHANNEL6	50h	80	SPC_DIFF4
				[)		S	n.a.	Х	CHANNEL4 CHANNEL7	90h	144	SPC_DIFF4
S				[)			n.a.	Х	CHANNEL4 CHANNEL0	11h	17	SPC_DIFF4
	S			[)			n.a.	Х	CHANNEL4 CHANNEL1	12h	18	SPC_DIFF4
		S		[)			n.a.	Х	CHANNEL4 CHANNEL2	14h	20	SPC_DIFF4
			S	[)			n.a.	Х	CHANNEL4 CHANNEL3	18h	24	SPC_DIFF4
				S			D	n.a.	Х	CHANNEL6 CHANNEL4	50h	80	SPC_DIFF6
					S		D	n.a.	Х	CHANNEL6 CHANNEL5	60h	96	SPC_DIFF6
S							D	n.a.	Х	CHANNEL6 CHANNEL0	41h	65	SPC_DIFF6
	S						D	n.a.	Х	CHANNEL6 CHANNEL1	42h	66	SPC_DIFF6
		S					D	n.a.	Х	CHANNEL6 CHANNEL2	44h	68	SPC_DIFF6
			S				D	n.a.	Χ	CHANNEL6 CHANNEL3	48h	72	SPC_DIFF6

2 differential and 2 single-ended channels enabled

The following table show all allowed settings for the channel enable register when activating two channels

	D	Ch = differ	annels ential,			ed		Installe nels o	d chan- n card	Value to program			SPC_DIFFx register to be enabled
Ch0	Ch1	Ch2	Ch3	Ch4	Ch5	Ch6	Ch7	4	8	Constant from regs.h	hex	decimal	
)	[)	S	S			n.a.	Χ	CHANNELO CHANNEL2 CHANNEL4 CHANNEL5	35h	53	SPC_DIFFO, SPC_DIFF2
1)	[)	S		S		n.a.	Χ	CHANNELO CHANNEL2 CHANNEL4 CHANNEL6	55h	85	SPC_DIFFO, SPC_DIFF2
1)	[)	S			S	n.a.	Χ	CHANNELO CHANNEL2 CHANNEL4 CHANNEL7	95h	149	SPC_DIFFO, SPC_DIFF2
1	D	[)		S	S		n.a.	Χ	CHANNELO CHANNEL2 CHANNEL5 CHANNEL6	65h	101	SPC_DIFFO, SPC_DIFF2
1	D	[)		S		S	n.a.	Χ	Channel0 Channel2 Channel5 Channel7	A5h	165	SPC_DIFFO, SPC_DIFF2
)	[)			S	S	n.a.	Χ	CHANNELO CHANNEL2 CHANNEL6 CHANNEL7	C5h	197	SPC_DIFFO, SPC_DIFF2
)	S		[)	S		n.a.	Χ	CHANNELO CHANNEL4 CHANNEL2 CHANNEL6	55h	85	SPC_DIFFO, SPC_DIFF4
1	D	S		[)		S	n.a.	Χ	CHANNELO CHANNEL4 CHANNEL2 CHANNEL7	95h	149	SPC_DIFFO, SPC_DIFF4
1	D		S	[)	S		n.a.	Χ	CHANNELO CHANNEL4 CHANNEL3 CHANNEL6	59h	89	SPC_DIFFO, SPC_DIFF4
- 1)		S	[)		S	n.a.	Χ	CHANNELO CHANNEL4 CHANNEL3 CHANNEL7	99h	153	SPC_DIFFO, SPC_DIFF4
- 1)	S		S		-	D	n.a.	Χ	CHANNELO CHANNEL6 CHANNEL2 CHANNEL4	55h	85	SPC_DIFFO, SPC_DIFF6
1	D	S			S	- 1	D	n.a.	Χ	CHANNELO CHANNEL6 CHANNEL2 CHANNEL5	65h	101	SPC_DIFFO, SPC_DIFF6
1	D		S	S		- 1	D	n.a.	Χ	CHANNELO CHANNEL6 CHANNEL3 CHANNEL4	59h	89	SPC_DIFFO, SPC_DIFF6
)		S		S	I	D	n.a.	Χ	CHANNELO CHANNEL6 CHANNEL3 CHANNEL5	69h	105	SPC_DIFFO, SPC_DIFF6
S		[)	[)	S		n.a.	Χ	CHANNEL2 CHANNEL4 CHANNEL0 CHANNEL6	55h	85	SPC_DIFF2, SPC_DIFF4
S		[)	[)		S	n.a.	Χ	CHANNEL2 CHANNEL4 CHANNEL0 CHANNEL7	95h	149	SPC_DIFF2, SPC_DIFF4
	S	[)	[)	S		n.a.	Χ	Channel2 Channel4 Channel1 Channel6	56h	86	SPC_DIFF2, SPC_DIFF4
	S	[)	[)		S	n.a.	Χ	Channel2 Channel4 Channel1 Channel7	96h	150	SPC_DIFF2, SPC_DIFF4
S		[)	S		I	D	n.a.	Χ	Channel2 Channel6 Channel0 Channel4	55h	85	SPC_DIFF2, SPC_DIFF6
S		[)		S	I	D	n.a.	Χ	Channel2 Channel6 Channel0 Channel5	65h	101	SPC_DIFF2, SPC_DIFF6
	S	[)	S		I	D	n.a.	Χ	Channel2 Channel6 Channel1 Channel4	56h	86	SPC_DIFF2, SPC_DIFF6
	S	[)		S	- 1	D	n.a.	Χ	Channel2 Channel6 Channel1 Channel5	66h	102	SPC_DIFF2, SPC_DIFF6
S	S			[)	I	D	n.a.	Χ	Channel4 Channel6 Channel0 Channel1	53h	83	SPC_DIFF4, SPC_DIFF6
S		S		[)	I	D	n.a.	Χ	Channel4 Channel6 Channel0 Channel2	55h	85	SPC_DIFF4, SPC_DIFF6
S			S	[)	I	D	n.a.	Χ	CHANNEL4 CHANNEL6 CHANNEL0 CHANNEL3	59h	89	SPC_DIFF4, SPC_DIFF6
	S	S		[)	1	D	n.a.	Χ	Channel4 Channel6 Channel1 Channel2	56h	86	SPC_DIFF4, SPC_DIFF6
	S		S	[)	I	D	n.a.	Χ	Channel4 Channel6 Channel1 Channel3	5Ah	90	SPC_DIFF4, SPC_DIFF6
		S	S	[)	I	D	n.a.	Χ	CHANNEL4 CHANNEL6 CHANNEL2 CHANNEL3	5Ch	92	SPC_DIFF4, SPC_DIFF6

Setting up the inputs Analog Inputs

2 differential and 2 placeholder single-ended channels enabled

		CI D = diffe	nannels erential,			ler		Installed cha	nnels on card	Value to program		
Cl	0 Ch	1 Ch2	Ch3	Ch4	Ch5	Ch6	Ch7	4	8	Constant from regs.h	hex	decimal
[) P	D	Р					Х	Х	CHANNELO CHANNEL1 CHANNEL2 CHANNEL3	OFh	15
				D	Р	D	Р	n.a.	Х	CHANNEL4 CHANNEL5 CHANNEL6 CHANNEL7	FOh	240

4 differential and 4 placeholder single-ended channels enabled

		D		annels rential,		ate aceholo	ler		Installed cha	nnels on card	Value to program		
	Ch0	Ch1	Ch2	Ch3	Ch4	Ch5	Ch6	Ch7	4	8	Constant from regs.h	hex	decimal
I	D	Р	D	Р	D	Р	D	Р	n.a.	Х	CHANNELO CHANNEL1 CHANNEL2 CHANNEL3	FFh	255
											CHANNEL4 CHANNEL5 CHANNEL6 CHANNEL7		

The placeholder modes allow to also sample unconnected A/D converters and to multiplex them into the data. This mode is not useful at all for sampling analog data, but can be used in conjunction with the option "Digital inputs" and expecially with the mode of replacing an A/D channel with 16 digital channels. This allows to override the placeholder values with the digital inputs and therefore to record up to 4 differential channels along with up to 32 digital channels. Please see chapter "Option Digital inputs" for a detailed explanation on how to enable the acquisition of additional digital channels.

Important note on channel selection

As some of the manuals passages are used in more than one hardware manual most of the registers and channel settings throughout this handbook are described for the maximum number of possible channels that are available on one card of the current series. There can be less channels on your actual type of board or bus-system. Please refer to the technical data section to get the actual number of available channels.

Setting up the inputs

Input ranges

This analog acquisition board uses separate input amplifiers and converters on each channel. This gives you the possibility to set up the desired and concerning your application best suiting input range also separately for each channel. The input ranges can easily be set by the corresponding input registers. The table below shows the available input registers and possible standard ranges for your type of board. As there are also modified version available with different input ranges it is recommended to read out the currently available input ranges as shown later in this chapter.

Register	Value	Direction	Description			
SPC_AMP0	30010	r/w	Defines the input range of channel0.			
SPC_AMP1	30110	r/w	Defines the input range of channel 1.			
SPC_AMP2	30210	r/w	Defines the input range of channel2.			
SPC_AMP3	30310	r/w	Defines the input range of channel3.			
SPC_AMP4	30410	r/w	Defines the input range of channel4.			
SPC_AMP5	30510	r/w	Defines the input range of channel5.			
SPC_AMP6	30610	r/w	Defines the input range of channel6.			
SPC_AMP7	30710	r/w	Defines the input range of channel7.			
	200	± 200 mV ca	librated input range for the appropriate channel.			
	500	± 500 mV ca	ilibrated input range for the appropriate channel.			
	1000	± 1 V calibra	ated input range for the appropriate channel.			
	2000	± 2 V calibrated input range for the appropriate channel.				
	5000	± 5 V calibra	ated input range for the appropriate channel.			
	10000	± 10 V calibr	rated input range for the appropriate channel.			

Universal software that handles different card types can read out how many different input ranges are available on the actual board for each channel. This information can be obtained by using the read-only register shown in the table below.

Register	Value	Direction	Description
SPC_READIRCOUNT	3000	read	Informs about the number of the board's calibrated input ranges.

Additionally one can read out the minimum and the maximum value of each input range as shown in the table below. The number of input ranges is read out with the above shown register.

Register	Value	Direction	Description
SPC_READRANGEMINO	4000	read	Gives back the minimum value of input range 0 in mV.
SPC_READRANGEMIN1	4001	read	Gives back the minimum value of input range 1 in mV.

Analog Inputs Setting up the inputs

Register	Value	Direction	Description
SPC_READRANGEMIN2	4002	read	Gives back the minimum value of input range 2 in mV.
		read	
SPC_READRANGEMAX0	4100	read	Gives back the maximum value of input range 0 in mV.
SPC_READRANGEMAX1	4101	read	Gives back the maximum value of input range 1 in mV.
SPC_READRANGEMAX2	4102	read	Gives back the maximum value of input range 2 in mV.

The following example reads out the number of available input ranges and reads and prints the minimum and maximum value of all input ranges.

```
spcm_dwGetParam_i32 (hDrv, SPC_READIRCOUNT, &lNumberOfRanges);
for (i = 0; i < lNumberOfRanges; i++)
{
    spcm_dwGetParam_i32 (hDrv, SPC_READRANGEMINO + i, &lMinimumInputRage);
    spcm_dwGetParam_i32 (hDrv, SPC_READRANGEMAXO + i, &lMaximumInputRange);
    printf ("Range %d: %d mV to %d mV\n", i, lMinimumInputRange, lMaximumInputRange);
}</pre>
```

Input offset


In most cases the external signals will not be symmetrically related to ground. If you want to acquire such asymmetrical signals, it is possible to use the smallest input range that matches the biggest absolute signal amplitude without exceeding the range.

The figure at the right shows this possibility. But in this example you would leave half of the possible resolution unused.

It is much more efficient if you shift the signal on-board to be as symmetrical as possible and to acquire it within the best possible range.

This results in a much better use of the converters resolution.

On this acquisition boards from Spectrum you have the possibility to adjust the input offset separately for each channel.




The example in the right figure shows signals with a range of ± 1.0 V that have offsets up to ± 1.0 V. So related to the desired input range these signals have offsets of ± 100 %.

For compensating such offsets you can use the offset register for each channel separately. If you want to compensate the +100% offset of the outer left signal, you would have to set the offset to -100% to compensate it.

As the offset levels are relatively to the related input range, you have to calculate and set your offset again when changing the input's range.

The table below shows the offset registers and the possible offset ranges for your specific type of board.



Register	Value	Direction	Description	Offset range
SPC_OFFS0	30000	r/w	Defines the input's offset and therefore shifts the input of channel0.	± 100 % in steps of 1 %
SPC_OFFS1	30100	r/w	Defines the input's offset and therefore shifts the input of channel 1.	± 100 % in steps of 1 %
SPC_OFFS2	30200	r/w	Defines the input's offset and therefore shifts the input of channel2.	± 100 % in steps of 1 %
SPC_OFFS3	30300	r/w	Defines the input's offset and therefore shifts the input of channel3.	± 100 % in steps of 1 %

Setting up the inputs Analog Inputs

Register	Value	Direction	Description	Offset range
SPC_OFFS4	30400	r/w	Defines the input's offset and therefore shifts the input of channel4.	± 100 % in steps of 1 %
SPC_OFFS5	30500	r/w	Defines the input's offset and therefore shifts the input of channel5.	± 100 % in steps of 1 %
SPC_OFFS6	30600	r/w	Defines the input's offset and therefore shifts the input of channel6.	± 100 % in steps of 1 %
SPC_OFFS7	30700	r/w	Defines the input's offset and therefore shifts the input of channel7.	± 100 % in steps of 1 %

When writing a program that should run with different board families it is useful to just read-out the possible offset than can be programmed. You can use the following read only register to get the possible programmable offset range in percent

Register	Value	Direction	Description
SPC_READOFFSMIN0	4200	read	Minimum programmable offset for input range 0 in percent
SPC_READOFFSMAX0	4100	read	Maximum programmable offset for input range 0 in percent
SPC_READOFFSMIN 1	4201	read	Minimum programmable offset for input range 1 in percent
SPC_READOFFSMAX1	4101	read	Maximum programmable offset for input range 1 in percent

To give you an example how the registers of the input range and the input offset are to be used, the following example shows a setup to match all of the four signals in the second input offset figure to match the desired input range. Therefore every one of the four channels is set to the input range of \pm 1.0 V. After that the four offset settings are set exactly as the offsets to be compensated, but with the opposite sign. The result is, that all four channels perfectly match the chosen input range.

Please note that this is a general example and the number of input channels may not match the number of channels of your card.

```
spcm_dwSetParam_i32 (hDrv, SPC_AMP0 , 1000); // Set up channel0 to the range of ± 1.0 V spcm_dwSetParam_i32 (hDrv, SPC_AMP1 , 1000); // Set up channel1 to the range of ± 1.0 V spcm_dwSetParam_i32 (hDrv, SPC_AMP2 , 1000); // Set up channel2 to the range of ± 1.0 V spcm_dwSetParam_i32 (hDrv, SPC_AMP3 , 1000); // Set up channel3 to the range of ± 1.0 V spcm_dwSetParam_i32 (hDrv, SPC_OFFS0, -100); // Set the input offset to get the signal symmetrically to 0.0 V spcm_dwSetParam_i32 (hDrv, SPC_OFFS1, -50); spcm_dwSetParam_i32 (hDrv, SPC_OFFS2, 50); spcm_dwSetParam_i32 (hDrv, SPC_OFFS3, 100);
```

Input termination

All inputs of Spectrum's analog boards can be terminated separately with 50 Ohm by software programming. If you do so, please make sure that your signal source is able to deliver the higher output currents. If no termination is used, the inputs have an impedance of 1 Megaohm. The following table shows the corresponding register to set the input termination.

Register	Value	Direction	Description
SPC_50OHM0	30030	r/w	A $_{\it m}$ 1 " sets the 50 ohm termination for channel0. A $_{\it m}$ 0" sets the termination to 1 MOhm.
SPC_50OHM1	30130	r/w	A "1" sets the 50 ohm termination for channel1. A "0" sets the termination to1 MOhm.
SPC_50OHM2	30230	r/w	A "1" sets the 50 ohm termination for channel2. A "0" sets the termination to 1 MOhm.
SPC_50OHM3	30330	r/w	A "1" sets the 50 ohm termination for channel3. A "0" sets the termination to 1 MOhm.
SPC_50OHM4	30430	r/w	A "1" sets the 50 ohm termination for channel4. A "0" sets the termination to 1 MOhm.
SPC_50OHM5	30530	r/w	A "1" sets the 50 ohm termination for channel5. A "0" sets the termination to 1 MOhm.
SPC_50OHM6	30630	r/w	A "1" sets the 50 ohm termination for channel6. A "0" sets the termination to 1 MOhm.
SPC_50OHM7	30730	r/w	A "1" sets the 50 ohm termination for channel7. A "0" sets the termination to 1 MOhm.

Analog Inputs Setting up the inputs

Automatic on-board calibration of the offset and gain settings

All of the channels are calibrated in factory before the board is shipped. These values are stored in the on-board EEProm under the default settings. If you have asymmetrical signals, you can adjust the offset easily with the corresponding registers of the inputs as shown before.

To start the automatic offset adjustment, simply write the register, mentioned in the following table.

Before you start an automatic offset adjustment make sure, that no signal is connected to any input. Leave all the input connectors open and then start the adjustment. All the internal settings of the driver are changed, while the automatic offset compensation is in progress.



Register	r	Value	Direction	Description
SPC_ADJ	J_AUTOADJ	50020	write	Performs the automatic offset compensation in the driver either for all input ranges or only the actual.
	ADJ_ALL	0	Automatic offset adjustment for all input ranges.	

As all settings are temporarily stored in the driver, the automatic adjustment will only affect these values. After exiting your program, all calibration information will be lost. To give you a possibility to save your own settings, most Spectrum card have at least one set of user settings that can be saved within the on-board EEPROM. The default settings of the offset and gain values are then read-only and cannot be written to the EEPROM by the user. If the card has no user settings the default settings may be overwritten.

You can easily either save adjustment settings to the EEPROM with SPC_ADJ_SAVE or recall them with SPC_ADJ_LOAD. These two registers are shown in the table below. The values for these EEPROM access registers are the sets that can be stored within the EEPROM. The amount of sets available for storing user offset settings depends on the type of board you use. The table below shows all the EEPROM sets, that are available for your board.

Register	•	Value	Direction	Description
SPC_ADJ	LOAD	50000	write	Loads the specified set of settings from the EEPROM. The default settings are automatically loaded, when the driver is started.
			read	Reads out, what kind of settings have been loaded last.
SPC_ADJ	_SAVE	50010	write	Stores the current settings to the specified set in the EEPROM.
			read	Reads out, what kind of settings have been saved last.
	ADJ_DEFAULT	0	Default settings, no user settings available	

If you want to make an offset and gain adjustment on all the channels and store the data to the ADJ_DEFAULT set of the EEPROM you can do this the way, the following example shows.

```
spcm_dwSetParam_i32 (hDrv, SPC_ADJ_AUTOADJ, ADJ_ALL ); // Activate offset/gain adjustment on all channels spcm_dwSetParam_i32 (hDrv, SPC_ADJ_SAVE , ADJ_DEFAULT); // and store values to DEFAULT set in the EEPROM
```

Read out of input features

The analog inputs of the different cards do have different features implemented, that can be read out to make the software more general. If you only operate one single card type in your software it is not necessary to read out these features.

Please note that the following table shows all input features settings that are available throughout all Spectrum acquisition cards. Some of these features are not installed on your specific hardware.

gister	Value	Direction	Description	
C_READAIFEATURES	3101	read	Returns a bit map with the available features of the analog input path. The possible return values are listed below.	
SPCM_AI_TERM	00000001h	Programmabl	le input termination available, otherwise the termination is fixed in value.	
SPCM_AI_SE	00000002h	Input is single	e-ended. If available together with SPC_AI_DIFF or SPCM_AI_DIFFMUX: input type is software selectable.	
SPCM_AI_DIFF	0000004h	Input is differe ended to diffe	ential. If available together with SPC_AL_SE: input type is software selectable and switching from single- erential does not reduce the number of active channels by combining two single-ended channels.	
SPCM_AI_OFFSPERCENT	0000008h	Input offset pr	Input offset programmable in per cent of input range	
SPCM_AI_OFFSMV	00000010h	Input offset programmable in mV		
SPCM_AI_OVERRANGEDETECT	00000020h	Programmable overrange detection available		
SPCM_AI_DCCOUPLING	0000040h	Input is DC coupled. If available together with AC coupling: coupling is software selectable		
SPCM_AI_ACCOUPLING	00000080h	Input is AC coupled. If available together with DC coupling: coupling is software selectable		
SPCM_AI_LOWPASS	00000100h	Input has a se	electable low pass filter (bandwidth limit)	
SPCM_AI_DIFFMUX	00000400h	Input is differential. If available together with SPC_ALSE: input type is software selectable and switching from sing ended to differential does reduce the number of active channels due to combining two single-ended channels.		
SPCM_AI_AUTOCALOFFS	00001000h	Input offset can be auto calibrated on the card		
SPCM_AI_AUTOCALGAIN	00002000h	Input gain ca	n be auto calibrated on the card	
SPCM_AI_AUTOCALOFFSNOIN	00004000h	Input offset co	an auto calibrated on the card if inputs are left open	

Setting up the inputs

Analog Inputs

SPCM_AI_HIGHIMP	00008000h	Input can be high-impedance. When also SPCM_AI_LOWIMP is set, the impedance is software programmable.
SPCM_AI_LOWIMP	00010000h	Input can be low-impedance. When also SPCM_AI_HIGHIMP is set, the impedance is software programmable.
SPCM_AI_INDIVPULSEWIDTH	00100000h	Trigger pulsewidth is individually per channel programmable

Acquisition modes Overview

Acquisition modes

Your card is able to run in different modes. Depending on the selected mode there are different registers that each define an aspect of this mode. The single modes are explained in this chapter. Any further modes that are only available if an option is installed on the card is documented in a later chapter.

Overview

This chapter gives you a general overview on the related registers for the different modes. The use of these registers throughout the different modes is described in the following chapters.

Setup of the mode

The mode register is organized as a bitmap. Each mode corresponds to one bit of this bitmap. When defining the mode to use, please be sure just to set one of the bits. All other settings will return an error code.

The main difference between all standard and all FIFO modes is that the standard modes are limited to on-board memory and therefore can run with full sampling rate. The FIFO modes are designed to transfer data continuously over the bus to PC memory or to hard disk and can therefore run much longer. The FIFO modes are limited by the maximum bus transfer speed the PC can use. The FIFO mode uses the complete installed on-board memory as a FIFO buffer.

However as you'll see throughout the detailed documentation of the modes the standard and the FIFO mode are similar in programming and behavior and there are only a very few differences between them.

Register	Value	Direction	Description
SPC_CARDMODE	9500	read/write	Defines the used operating mode, a read command will return the currently used mode.
SPC_AVAILCARDMODES	9501	read	Returns a bitmap with all available modes on your card. The modes are listed below.

Acquisition modes

Mode	Value	Description
SPC_REC_STD_SINGLE	1h	Data acquisition to on-board memory for one single trigger event.
SPC_REC_STD_MULTI	2h	Data acquisition to on-board memory for multiple trigger events. Each recorded segment has the same size. This mode is described in greater detail in a special chapter about the Multiple Recording option.
SPC_REC_STD_GATE	4h	Data acquisition to on-board memory using an external Gate signal. Acquisition is only done as long as the gate signal has a programmed level. The mode is described in greater detail in a special chapter about the Gated Sampling option.
SPC_REC_STD_ABA	8h	Data acquisition to on-board memory for multiple trigger events. While the multiple trigger events are stored with programmed sampling rate the inputs are sampled continuously with a slower sampling speed. The mode is described in a special chapter about ABA mode option.
SPC_REC_FIFO_SINGLE	10h	Continuous data acquisition for one single trigger event. The on-board memory is used completely as FIFO buffer.
SPC_REC_FIFO_MULTI	20h	Continuous data acquisition for multiple trigger events.
SPC_REC_FIFO_GATE	40h	Continuous data acquisition using an external gate signal.
SPC_REC_FIFO_ABA	80h	Continuous data acquisition for multiple trigger events together with continuous data acquisition with a slower sampling clock.

Commands Acquisition modes

Commands

The data acquisition/data replay is controlled by the command register. The command register controls the state of the card in general and also the state of the different data transfers. Data transfers are explained in an extra chapter later on.

The commands are split up into two types of commands: execution commands that fulfill a job and wait commands that will wait for the occurrence of an interrupt. Again the commands register is organized as a bitmap allowing you to set several commands together with one call. As not all of the command combinations make sense (like the combination of reset and start at the same time) the driver will check the given command and return an error code ERR_SEQUENCE if one of the given commands is not allowed in the current state.

Register	Value	Direction	Description
SPC_M2CMD	100	write only	Executes a command for the card or data transfer.

Card execution commands

M2CMD_CARD_RESET	1h	Performs a hard and software reset of the card as explained further above.
M2CMD_CARD_WRITESETUP	2h	Writes the current setup to the card without starting the hardware. This command may be useful if changing some internal settings like clock frequency and enabling outputs.
M2CMD_CARD_START	4h	Starts the card with all selected settings. This command automatically writes all settings to the card if any of the settings has been changed since the last one was written. After card has been started, only some of the settings might be changed while the card is running, such as e.g. output level and offset for D/A replay cards.
M2CMD_CARD_ENABLETRIGGER	8h	The trigger detection is enabled. This command can be either sent together with the start command to enable trigger immediately or in a second call after some external hardware has been started.
M2CMD_CARD_FORCETRIGGER	10h	This command forces a trigger even if none has been detected so far. Sending this command together with the start command is similar to using the software trigger.
M2CMD_CARD_DISABLETRIGGER	20h	The trigger detection is disabled. All further trigger events are ignored until the trigger detection is again enabled. When starting the card the trigger detection is started disabled.
M2CMD_CARD_STOP	40h	Stops the current run of the card. If the card is not running this command has no effect.

Card wait commands

These commands do not return until either the defined state has been reached which is signaled by an interrupt from the card or the timeout counter has expired. If the state has been reached the command returns with an ERR_OK. If a timeout occurs the command returns with ERR_TIMEOUT. If the card has been stopped from a second thread with a stop or reset command, the wait function returns with ERR_ABORT.

M2CMD_CARD_WAITPREFULL	1000h	Acquisition modes only: the command waits until the pretrigger area has once been filled with data. After pretrigger area has been filled the internal trigger engine starts to look for trigger events if the trigger detection has been enabled.
M2CMD_CARD_WAITTRIGGER	2000h	Waits until the first trigger event has been detected by the card. If using a mode with multiple trigger events like Multiple Recording or Gated Sampling there only the first trigger detection will generate an interrupt for this wait command.
M2CMD_CARD_WAITREADY	4000h	Waits until the card has completed the current run. In an acquisition mode receiving this command means that all data has been acquired. In a generation mode receiving this command means that the output has stopped.

Wait command timeout

If the state for which one of the wait commands is waiting isn't reached any of the wait commands will either wait forever if no timeout is defined or it will return automatically with an ERR_TIMEOUT if the specified timeout has expired.

Register	Value	Direction	Description
SPC_TIMEOUT	295130	read/write	Defines the timeout for any following wait command in a millisecond resolution. Writing a zero to this register disables the timeout.

As a default the timeout is disabled. After defining a timeout this is valid for all following wait commands until the timeout is disabled again by writing a zero to this register.

A timeout occurring should not be considered as an error. It did not change anything on the board status. The board is still running and will complete normally. You may use the timeout to abort the run after a certain time if no trigger has occurred. In that case a stop command is necessary after receiving the timeout. It is also possible to use the timeout to update the user interface frequently and simply call the wait function afterwards again.

Acquisition modes Commands

Example for card control:

```
// card is started and trigger detection is enabled immediately
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER);

// we wait a maximum of 1 second for a trigger detection. In case of timeout we force the trigger
spcm_dwSetParam_i32 (hDrv, SPC_TIMEOUT, 1000);
if (spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_WAITTRIGGER) == ERR_TIMEOUT)
{
    printf ("No trigger detected so far, we force a trigger now!\n");
    spcm_dwSetParam (hdrv, SPC_M2CMD, M2CMD_CARD_FORCETRIGGER);
}

// we disable the timeout and wait for the end of the run
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_WAITREADY);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_WAITREADY);
printf ("Card has stopped now!\n");
```


Card Status

In addition to the wait for an interrupt mechanism or completely instead of it one may also read out the current card status by reading the SPC_M2STATUS register. The status register is organized as a bitmap, so that multiple bits can be set, showing the status of the card and also of the different data transfers.

Regist	ter	Value	Direction	Description
SPC_N	12STATUS	110	read only	Reads out the current status information
	M2STAT_CARD_PRETRIGGER	1h	Acquisition modes only: the pretrigger area has been filled.	
	M2STAT_CARD_TRIGGER	2h	The first trigger	has been detected.
	M2STAT_CARD_READY	4h	The card has finished its run and is ready.	
	M2STAT_CARD_SEGMENT_PRETRG	8h	Multi/ABA/Gated acquisition of M4i/M4x/M2p only: the pretrigger area of one segment has been filled.	


Acquisition cards status overview

The following drawing gives you an overview of the card commands and card status information. After start of card with M2CMD_CARD_START the card is acquiring pretrigger data until one time complete pretrigger data has been acquired. Then the status bit M2STAT_CARD_PRETRIGGER is set. Either the trigger has been enabled together with the start command or the card now waits for trigger enable command M2CMD_CARD_ENABLETRIGGER. After receiving this command the trigger engine is enabled and card checks for a trigger event. As soon as the trigger event is received the status bit M2STAT_CARD_TRIGGER is set and the card acquires the programmed posttrigger data. After all post trigger data has been acquired the status bit M2STAT_CARD_READY is set and data can be read out:



Generation card status overview

This drawing gives an overview of the card commands and status information for a simple generation mode. After start of card with the M2CMD_CARD_START the card is armed and waiting. Either the trigger has been enabled together with the start command or the card now waits for trigger enable command M2CMD_CARD_ENABLETRIGGER. After receiving this command the trigger engine is enabled and card checks for a trigger event. As soon as the trigger event is received the status bit M2STAT_CARD_TRIGGER is set and the card starts with the data replay. After replay has been finished - depending on the programmed mode - the status bit M2STAT_CARD_READY is set and the card stops.



Commands Acquisition modes

Data Transfer

Data transfer consists of two parts: the buffer definition and the commands/status information that controls the transfer itself. Data transfer shares the command and status register with the card control commands and status information. In general the following details on the data transfer are valid for any data transfer in any direction:

- The memory size register (SPC_MEMSIZE) must be programmed before starting the data transfer.
- When the hardware buffer is adjusted from its default (see "Output latency" section later in this manual), this must be done before defining the transfer buffers in the next step via the spcm_dwDefTransfer function.
- Before starting a data transfer the buffer must be defined using the spcm_dwDefTransfer function.
- Each defined buffer is only used once. After transfer has ended the buffer is automatically invalidated.
- If a buffer has to be deleted although the data transfer is in progress or the buffer has at least been defined it is necessary to call the spcm_dwlnvalidateBuf function.

Definition of the transfer buffer

Before any data transfer can start it is necessary to define the transfer buffer with all its details. The definition of the buffer is done with the spcm_dwDefTransfer function as explained in an earlier chapter.

```
uint32 _stdcall spcm_dwDefTransfer_i64 (// Defines the transfer buffer by using 64 bit unsigned integer values
               hDevice,
    drv_handle
                                         // handle to an already opened device
                                        // type of the buffer to define as listed below under SPCM BUF XXXX
   uint32
                dwBufType,
   uint32
                                        // the transfer direction as defined below
                dwDirection,
   uint32
                dwNotifySize,
                                        // number of bytes after which an event is sent (0=end of transfer)
                pvDataBuffer,
                                           pointer to the data buffer
    uint64
                qwBrdOffs,
                                           offset for transfer in board memory
    uint64
                qwTransferLen);
                                        // buffer length
```

This function is used to define buffers for standard sample data transfer as well as for extra data transfer for additional ABA or timestamp information. Therefore the <u>dwBufType</u> parameter can be one of the following:

SPCM_BUF_DATA	1000	Buffer is used for transfer of standard sample data			
SPCM_BUF_ABA	2000	Buffer is used to read out slow ABA data. Details on this mode are described in the chapter about the ABA mode option			
SPCM_BUF_TIMESTAMP	3000	Buffer is used to read out timestamp information. Details on this mode are described in the chapter about the timestamp option.			

The <u>dwDirection</u> parameter defines the direction of the following data transfer:

SPCM_DIR_PCTOCARD	0	Transfer is done from PC memory to on-board memory of card			
SPCM_DIR_CARDTOPC	1	ransfer is done from card on-board memory to PC memory.			
SPCM_DIR_CARDTOGPU	2	RDMA transfer from card memory to GPU memory, SCAPP option needed, Linux only			
SPCM_DIR_GPUTOCARD	3	RDMA transfer from GPU memory to card memory, SCAPP option needed, Linux only			



The direction information used here must match the currently used mode. While an acquisition mode is used there's no transfer from PC to card allowed and vice versa. It is possible to use a special memory test mode to come beyond this limit. Set the SPC_MEMTEST register as defined further below.

The <u>dwNotifySize</u> parameter defines the amount of bytes after which an interrupt should be generated. If leaving this parameter zero, the transfer will run until all data is transferred and then generate an interrupt. Filling in notify size > zero will allow you to use the amount of data that has been transferred so far. The notify size is used on FIFO mode to implement a buffer handshake with the driver or when transferring large amount of data where it may be of interest to start data processing while data transfer is still running. Please see the chapter on handling positions further below for details.

The Notify size sticks to the page size which is defined by the PC hardware and the operating system. Therefore the notify size must be a multiple of 4 kByte. For data transfer it may also be a fraction of 4k in the range of 16, 32, 64, 128, 256, 512, 1k or 2k. No other values are allowed. For ABA and timestamp the notify size can be 2k as a minimum. If you need to work with ABA or timestamp data in smaller chunks please use the polling mode as described later.

The <u>pvDataBuffer</u> must point to an allocated data buffer for the transfer. Please be sure to have at least the amount of memory allocated that you program to be transferred. If the transfer is going from card to PC this data is overwritten with the current content of the card on-board memory.



The pvDataBuffer needs to be aligned to a page size (4096 bytes). Please use appropriate software commands when allocating the data buffer. Using a non-aligned buffer may result in data corruption.

When not doing FIFO mode one can also use the <u>qwBrdOffs</u> parameter. This parameter defines the starting position for the data transfer as byte value in relation to the beginning of the card memory. Using this parameter allows it to split up data transfer in smaller chunks if one has acquired a very large on-board memory.

Acquisition modes Commands

The <u>awTransferLen</u> parameter defines the number of bytes that has to be transferred with this buffer. Please be sure that the allocated memory has at least the size that is defined in this parameter. In standard mode this parameter cannot be larger than the amount of data defined with memory size.

Memory test mode

In some cases it might be of interest to transfer data in the opposite direction. Therefore a special memory test mode is available which allows random read and write access of the complete on-board memory. While memory test mode is activated no normal card commands are processed:

Register	Value	Direction	Description
SPC_MEMTEST	200700		Writing a 1 activates the memory test mode, no commands are then processed. Writing a 0 deactivates the memory test mode again.

Invalidation of the transfer buffer

The command can be used to invalidate an already defined buffer if the buffer is about to be deleted by user. This function is automatically called if a new buffer is defined or if the transfer of a buffer has completed

The <u>dwBufType</u> parameter need to be the same parameter for which the buffer has been defined:

SPCM_BUF_DATA	1000	Buffer is used for transfer of standard sample data			
SPCM_BUF_ABA	2000	Buffer is used to read out slow ABA data. Details on this mode are described in the chapter about the ABA mode option. The ABA mode is only available on analog acquisition cards.			
SPCM_BUF_TIMESTAMP	3000	Buffer is used to read out timestamp information. Details on this mode are described in the chapter about the timestamp option. The timestamp mode is only available on analog or digital acquisition cards.			

Commands and Status information for data transfer buffers.

As explained above the data transfer is performed with the same command and status registers like the card control. It is possible to send commands for card control and data transfer at the same time as shown in the examples further below.

Register	r	Value	Direction	Description
SPC_M20	CMD	100	write only	Executes a command for the card or data transfer
	M2CMD_DATA_STARTDMA	10000h	Starts the DMA transfer for an already defined buffer. In acquisition mode it may be that the card hasn't received a trigger yet, in that case the transfer start is delayed until the card receives the trigger event	
,	M2CMD_DATA_WAITDMA	20000h	Waits until the data transfer has ended or until at least the amount of bytes defined by notify size are available. Th wait function also takes the timeout parameter described above into account.	
	M2CMD_DATA_STOPDMA	40000h	Stops a running DMA transfer. Data is invalid afterwards.	

The data transfer can generate one of the following status information:

Register		Value	Direction	Description
SPC_M2S	STATUS	110	read only	Reads out the current status information
	M2STAT_DATA_BLOCKREADY	100h	The next data block as defined in the notify size is available. It is at least the amount of data available but it also can be more data.	
	M2STAT_DATA_END	200h	The data transfer has completed. This status information will only occur if the notify size is set to zero.	
	M2STAT_DATA_OVERRUN	400h	The data transfer had on overrun (acquisition) or underrun (replay) while doing FIFO transfer.	
	M2STAT_DATA_ERROR	800h	An internal error occurred while doing data transfer.	

Example of data transfer

```
void* pvData = pvAllocMemPageAligned (1024);

// transfer data from PC memory to card memory (on replay cards) ...
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_PCTOCARD, 0, pvData, 0, 1024);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);

// ... or transfer data from card memory to PC memory (acquisition cards)
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 0, pvData, 0, 1024);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);

// explicitely stop DMA transfer prior to invalidating buffer
spcm_dwSetParam_i32 (hDrv, SPCM_BUF_DATA);
spcm_dwInvalidateBuf (hDrv, SPCM_BUF_DATA);
vFreeMemPageAligned (pvData, 1024);
```

To keep the example simple it does no error checking. Please be sure to check for errors if using these command in real world programs!



Users should take care to explicitly send the M2CMD_DATA_STOPDMA command prior to invalidating the buffer, to avoid crashes due to race conditions when using higher-latency data transportation layers, such as to remote Ethernet devices.


Standard Single acquisition mode

The standard single mode is the easiest and mostly used mode to acquire analog data with a Spectrum acquisition card. In standard single recording mode the card is working totally independent from the PC, after the card setup is done. The advantage of the Spectrum boards is that regardless to the system usage the card will sample with equidistant time intervals.

The sampled and converted data is stored in the on-board memory and is held there for being read out after the acquisition. This mode allows sampling at very high conversion rates without the need to transfer the data into the memory of the host system at high speed.

After the recording is done, the data can be read out by the user and is transferred via the bus into PC memory.

This standard recording mode is the most common mode for all analog and digital acquisition and oscilloscope boards. The data is written to a programmed amount of the on-board memory (memsize). That part of memory is used as a ring buffer, and recording is done continuously until a trigger event is detected. After the trigger event, a certain programmable amount of data is recorded (post trigger) and then the recording finishes. Due to the continuous ring buffer recording, there are also samples prior to the trigger event in the memory (pretrigger).





When the card is started the pre trigger area is filled up with data first. While doing this the board's trigger detection is not armed. If you use a huge pre trigger size and a slow sample rate it can take some time after starting the board before a trigger event will be detected.

Card mode

The card mode has to be set to the correct mode SPC_REC_STD_SINGLE.

I	Register		Value	Direction	Description
I	SPC_CAR	RDMODE	9500	read/write	Defines the used operating mode, a read command will return the currently used mode.
		SPC_REC_STD_SINGLE	1h	Data acquisition to on-board memory for one single trigger event.	

Memory, Pre- and Posttrigger

At first you have to define, how many samples are to be recorded at all and how many of them should be acquired after the trigger event has been detected.

Register	Value	Direction	Description
SPC_MEMSIZE	10000	read/write	Sets the memory size in samples per channel.
SPC_POSTTRIGGER	10100	read/write	Sets the number of samples to be recorded per channel after the trigger event has been detected.

You can access these settings by the register SPC_MEMSIZE, which sets the total amount of data that is recorded, and the register SPC_POSTTRIGGER, that defines the number of samples to be recorded after the trigger event has been detected. The size of the pretrigger results on the simple formula:

pretrigger = memsize - posttrigger

The maximum memsize that can be use for recording is of course limited by the installed amount of memory and by the number of channels to be recorded. Please have a look at the topic "Limits of pre, post memsize, loops" later in this chapter.

Example

The following example shows a simple standard single mode data acquisition setup with the read out of data afterwards. To keep this example simple there is no error checking implemented.

FIFO Single acquisition mode

The FIFO single mode does a continuous data acquisition using the on-board memory as a FIFO buffer and transferring data continuously to PC memory. One can make on-line calculations with the acquired data, store the data continuously to disk for later use or even have a data logger functionality with on-line data display.

Card mode

The card mode has to be set to the correct mode SPC REC FIFO SINGLE.

Register	,	Value	Direction	Description
SPC_CAR	RDMODE	9500	read/write	Defines the used operating mode, a read command will return the currently used mode.
	SPC_REC_FIFO_SINGLE	10h	Continuous data acquisition to PC memory. Complete on-board memory is used as FIFO buffer.	

Length and Pretrigger

Even in FIFO mode it is possible to program a pretrigger area. In general FIFO mode can run forever until it is stopped by an explicit user command or one can program the total length of the transfer by two counters Loop and Segment size

Register	Value	Direction	Description
SPC_PRETRIGGER	10030	read/write	Programs the number of samples to be acquired before the trigger event detection
SPC_SEGMENTSIZE	10010	read/write	Length of segments to acquire.
SPC_LOOPS	10020	read/write	Number of segments to acquire in total. If set to zero the FIFO mode will run continuously until it is stopped by the user.

The total amount of samples per channel that is acquired can be calculated by [SPC_LOOPS * SPC_SEGMENTSIZE]. Please stick to the below mentioned limitations of the registers.

Difference to standard single acquisition mode

The standard modes and the FIFO modes differ not very much from the programming side. In fact one can even use the FIFO mode to get the same behavior like the standard mode. The buffer handling that is shown in the next chapter is the same for both modes.

<u>Pretrigger</u>

When doing standard single acquisition memory is used as a circular buffer and the pre trigger can be up to the [installed memory] - [minimum post trigger]. Compared to this the pre trigger in FIFO mode is limited by a special pre trigger FIFO and hence considerably shorter.

Length of acquisition.

In standard mode the acquisition length is defined before the start and is limited to the installed on-board memory whilst in FIFO mode the acquisition length can either be defined or it can run continuously until user stops it.

Example FIFO acquisition

The following example shows a simple FIFO single mode data acquisition setup with the read out of data afterwards. To keep this example simple there is no error checking implemented.

```
spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNELO);
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_FIFO_SINGLE);
spcm_dwSetParam_i64 (hDrv, SPC_PRETRIGGER, 1024);
                                                                                                       // only one channel activated
                                                                                                       // set the FIFO single recording mode
// 1 kSample of data before trigger
// in FIFO mode we need to define the buffer before starting the transfer
void* pvData = pvAllocMemPageAligned (llBufsizeInSamples * 2);
                                                                                                       // 2 bytes per sample
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 4096, pvData, 0, 2 * llBufsizeInSamples);
// now we start the acquisition and wait for the first block
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER);
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
   we acquire data in a loop. As we defined a notify size of 4k we'll get the data in >=4k chuncks
llTotalBytes = 0;
while (!dwError)
     spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_LEN, &llAvailBytes); // read out the available bytes
     11TotalBytes += llAvailBytes;
     // here is the right position to do something with the data (printf is limited to 32 bit variables) printf ("Currently Available: %lld, total: %lld\n", llAvailBytes, llTotalBytes);
     // now we free the number of bytes and wait for the next buffer spcm_dwSetParam_i64 (hDrv, SPC_DATA_AVAIL_CARD_LEN, llAvailBytes);
     dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_WAITDMA);
```

Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind that each sample needs 2 bytes of memory to be stored. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table was done for a standard memory size of 32 MSamples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory

Activated	Used		Memory size			Pre trigger			Post trigger			Segment size			Loops	
Channels	Mode		PC_MEMSIZ			C_PRETRIGO			C_POSTTRIGG			C_SEGMENTS			SPC_LOOPS	i
		Min	Max	Step	Min	Max	Step		Max	Step	Min	Max	Step	Min	Max	Step
1 channel	Standard Single	8	Mem	4	defined by post trigger		4	8G - 4	4		not used	,	not used			
	Standard Multi/ABA	8	Mem	4	4	8k - 16	4	4	Mem/2-4	4	8	Mem/2	4		not used	
	Standard Gate	8	Mem	4	4	8k - 16	4	4	Mem-4	4		not used			not used	
	FIFO Single		not used		4	8k - 16	4		not used		8	8G - 4	4	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		4	8k - 16	4	4	8G - 4	4	8	Mem/2	4	0 (∞)	4G - 1	1
	FIFO Gate		not used		4	8k - 16	4	4	8G - 4	4		not used		0 (∞)	4G - 1	1
2 channels	Standard Single	8	Mem/2	4	defin	ed by post ti	igger	4	8G - 4	4		not used			not used	
	Standard Multi/ABA	8	Mem/2	4	4	4k - 8	4	4	Mem/4-4	4	8	Mem/4	4		not used	
	Standard Gate	8	Mem/2	4	4	4k - 8	4	4	Mem/2-4	4		not used			not used	
	FIFO Single		not used		4	4k - 8	4		not used		8	8G - 4	4	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		4	4k - 8	4	4	8G - 4	4	8	Mem/4	4	0 (∞)	4G - 1	1
	FIFO Gate		not used		4	4k - 8	4	4	8G - 4	4		not used		0 (∞)	4G - 1	1
4 channels	Standard Single	8	Mem/4	4	defined by post trigger		4	8G - 4	4	not used				not used		
	Standard Multi/ABA	8	Mem/4	4	4	2k - 4	4	4	Mem/8-4	4	8	Mem/8	4		not used	
	Standard Gate	8	Mem/4	4	4	2k - 4	4	4	Mem/4-4	4	not used			not used		
	FIFO Single		not used		4	2k - 4	4		not used		8	8G - 4	4	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		4	2k - 4	4	4	8G - 4	4	8	Mem/8	4	0 (∞)	4G - 1	1
	FIFO Gate		not used		4	2k - 4	4	4	8G - 4	4		not used		0 (∞)	4G - 1	1
8 channels	Standard Single	8 Mem/8 4		defin	ed by post t	igger	4	8G - 4	4		not used			not used		
	Standard Multi/ABA	8	Mem/8	4	4	1k - 4	4	4	Mem/16-4	4	8	Mem/16-4	4		not used	
	Standard Gate	8	Mem/8	4	4	1k - 4	4	4	Mem/8-4	4		not used			not used	
	FIFO Single		not used		4	1k - 4	4		not used		8	8G - 4	4	0 (∞)	4G - 1	1
	FIFO Multi/ABA	not used			4	1k - 4	4	4	8G - 4	4	8	Mem/16-4	4	0 (∞)	4G - 1	1
	FIFO Gate		not used		4	1k - 4	4	4	8G - 4	4		not used		0 (∞)	4G - 1	1

All figures listed here are given in samples. An entry of [8k - 16] means [8 kSamples - 16] = [8192 - 16] = 8176 samples.

Acquisition modes Buffer handling


The given memory and memory / divider figures depend on the installed on-board memory as listed below:

		Installed Memory										
	32 MSample	64 MSample	128 MSample	256 MSample	512 MSample	1 GSample	2 GSample					
Mem	32 MSample	64 MSample	128 MSample	256 MSample	512 MSample	1 GSample	2 GSample					
Mem / 2	16 MSample	32 MSample	64 MSample	128 MSample	256 MSample	512 MSample	1 GSample					
Mem / 4	8 MSample	16 MSample	32 MSample	64 MSample	128 MSample	256 MSample	512 MSample					
Mem / 8	4 MSample	8 MSample	16 MSample	32 MSample	64 MSample	128 MSample	256 MSample					
Mem / 16	2 MSample	4 MSample	8 MSample	16 MSample	32 MSample	64 MSample	128 MSample					

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values is programmed depends on the used mode. Please read the detailed documentation of the mode.

Buffer handling

To handle the huge amount of data that can possibly be acquired with the M2i/M3i series cards, there is a very reliable two step buffer strategy set up. The on-board memory of the card can be completely used as a real FIFO buffer. In addition a part of the PC memory can be used as an additional software buffer. Transfer between hardware FIFO and software buffer is performed interrupt driven and automatically by the driver to get best performance. The following drawing will give you an overview of the structure of the data transfer handling:



A data buffer handshake is implemented in the driver which allows to run the card in different data transfer modes. The software transfer buffer is handled as one large buffer which is on the one side controlled by the driver and filled automatically by busmaster DMA from/to the hardware FIFO buffer and on the other hand it is handled by the user who set's parts of this software buffer available for the driver for further transfer. The handshake is fulfilled with the following 3 software registers:

Register	Value	Direction	Description
SPC_DATA_AVAIL_USER_LEN	200	read	Returns the number of currently to the user available bytes inside a sample data transfer.
SPC_DATA_AVAIL_USER_POS	201	read	Returns the position as byte index where the currently available data samples start.
SPC_DATA_AVAIL_CARD_LEN	202	write	Writes the number of bytes that the card can now use for sample data transfer again

Buffer handling Acquisition modes

Internally the card handles two counters, a user counter and a card counter. Depending on the transfer direction the software registers have slightly different meanings:

Transfer direction	Register	Direction	Description
Write to card	SPC_DATA_AVAIL_USER_LEN	read	This register contains the currently available number of bytes that are free to write new data to the card. The user can now fill this amount of bytes with new data to be transferred.
	SPC_DATA_AVAIL_CARD_LEN	write	After filling an amount of the buffer with new data to transfer to card, the user tells the driver with this register that the amount of data is now ready to transfer.
Read from card	SPC_DATA_AVAIL_USER_LEN	read	This register contains the currently available number of bytes that are filled with newly transferred data. The user can now use this data for own purposes, copy it, write it to disk or start calculations with this data.
	SPC_DATA_AVAIL_CARD_LEN	write	After finishing the job with the new available data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.
Any direction	SPC_DATA_AVAIL_USER_POS	read	The register holds the current byte index position where the available bytes start. The register is just intended to help you and to avoid own position calculation
Any direction	SPC_FILLSIZEPROMILLE	read	The register holds the current fill size of the on-board memory (FIFO buffer) in promille (1/1000) of the full on-board memory. Please note that the hardware reports the fill size only in 1/16 parts of the full memory. The reported fill size is therefore only shown in 1000/16 = 63 promille steps.

Directly after start of transfer the SPC_DATA_AVAIL_USER_LEN is every time zero as no data is available for the user and the SPC_DATA_AVAIL_CARD_LEN is every time identical to the length of the defined buffer as the complete buffer is available for the card for transfer.



The counter that is holding the user buffer available bytes (SPC_DATA_AVAIL_USER_LEN) is sticking to the defined notify size at the DefTransfer call. Even when less bytes already have been transferred you won't get notice of it if the notify size is programmed to a higher value.

Remarks

- The transfer between hardware FIFO buffer and application buffer is done with scatter-gather DMA using a busmaster DMA controller located on the card. Even if the PC is busy with other jobs data is still transferred until the application data buffer is completely used.
- Even if application data buffer is completely used there's still the hardware FIFO buffer that can hold data until the complete on-board memory is used. Therefore a larger on-board memory will make the transfer more reliable against any PC dead times.
- As you see in the above picture data is directly transferred between application data buffer and on-board memory. Therefore it is absolutely critical to delete the application data buffer without stopping any DMA transfers that are running actually. It is also absolutely critical to define the application data buffer with an unmatching length as DMA can than try to access memory outside the application data area.
- As shown in the drawing above the DMA control will announce new data to the application by sending an event. Waiting for an event is done internally inside the driver if the application calls one of the wait functions. Waiting for an event does not consume any CPU time and is therefore highly desirable if other threads do a lot of calculation work. However it is not necessary to use the wait functions and one can simply request the current status whenever the program has time to do so. When using this polling mode the announced available bytes still stick to the defined notify size!
- If the on-board FIFO buffer has an overrun (card to PC) or an underrun (PC to card) data transfer is stopped. However in case of transfer from card to PC there is still a lot of data in the on-board memory. Therefore the data transfer will continue until all data has been transferred although the status information already shows an overrun.
- Getting best bus transfer performance is done using a "continuous buffer". This mode is explained in the appendix in greater detail.

The Notify size sticks to the page size which is defined by the PC hardware and the operating system. Therefore the notify size must be a multiple of 4 kByte. For data transfer it may also be a fraction of 4k in the range of 16, 32, 64, 128, 256, 512, 1k or 2k. No other values are allowed. For ABA and timestamp the notify size can be 2k as a minimum. If you need to work with ABA or timestamp data in smaller chunks please use the polling mode as described later.


The following graphs will show the current buffer positions in different states of the transfer. The drawings have been made for the transfer from card to PC. However all the block handling is similar for the opposite direction, just the empty and the filled parts of the buffer are inverted.

Step 1: Buffer definition

Directly after buffer definition the complete buffer is empty (card to PC) or completely filled (PC to card). In our example we have a notify size which is 1/4 of complete buffer memory to keep the example simple. In real world use it is recommended to set the notify size to a smaller stepsize.

Step 2: Start and first data available


In between we have started the transfer and have waited for the first data to be available for the user. When there is at least one block of notify size in the memory we get an interrupt and can proceed with the data. Any data that already was transferred is announced. The USER_POS is still zero as we are right at the beginning of the complete transfer.



Acquisition modes Buffer handling

Step 3: set the first data available for card

Now the data can be processed. If transfer is going from card to PC that may be storing to hard disk or calculation of any figures. If transfer is going from PC to card that means we have to fill the available buffer again with data. After the amount of data that has been processed by the user application we set it available for the card and for the next step.



Step 4: next data available

After reaching the next border of the notify size we get the next part of the data buffer to be available. In our example at the time when reading the USER_LEN even some more data is already available. The user position will now be at the position of the previous set CARD_LEN.



Step 5: set data available again

Again after processing the data we set it free for the card use. In our example we now make something else and don't react to the interrupt for a longer time. In the background the buffer is filled with more data.



Step 6: roll over the end of buffer

Now nearly the complete buffer is filled. Please keep in mind that our current user position is still at the end of the data part that we processed and marked in step 4 and step 5. Therefore the data to process now is split in two parts. Part 1 is at the end of the buffer while part 2 is starting with address 0.



Step 7: set the rest of the buffer available

Feel free to process the complete data or just the part 1 until the end of the buffer as we do in this example. If you decide to process complete buffer please keep in mind the roll over at the end of the buffer.



This buffer handling can now continue endless as long as we manage to set the data available for the card fast enough. The USER_POS and USER_LEN for step 8 would now look exactly as the buffer shown in step 2.

Buffer handling example for transfer from card to PC (Data acquisition)

```
int8* pcData = (int8*) pvAllocMemPageAligned (llBufferSizeInBytes);
// we now define the transfer buffer with the minimum notify size of one page = 4 kByte
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC , 4096, (void*) pcData, 0, llBufferSizeInBytes);
// we start the DMA transfer
dwError = spcm dwSetParam i32 (hDrv, SPC M2CMD, M2CMD DATA STARTDMA);
    if (!dwError)
         ^{'} // we wait for the next data to be available. Afte this call we get at least 4k of data to proceed
         dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_WAITDMA);
         // if there was no error we can proceed and read out the available bytes that are free again
spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_LEN, &llAvailBytes);
spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_POS, &llBytePos);
         printf ("We now have %lld new bytes available\n", llAvailBytes);
         printf ("The available data starts at position %lld\n", llBytesPos);
         // we take care not to go across the end of the buffer, handling the wrap-around
         // our do function gets a pointer to the start of the available data section and the length
         vDoSomething (&pcData[llBytesPos], llAvailBytes);
         // the buffer section is now immediately set available for the card
         spcm_dwSetParam_i64 (hDrv, SPC_DATA_AVAIL_CARD_LEN, llAvailBytes);
while (!dwError); // we loop forever if no error occurs
```

Data organisation Acquisition modes

Buffer handling example for transfer from PC to card (Data generation)

```
int8* pcData = (int8*) pvAllocMemPageAligned (llBufferSizeInBytes);
// before starting transfer we first need to fill complete buffer memory with meaningful data vDoGenerateData (&pcData[0], llBufferSizeInBytes);
// we now define the transfer buffer with the minimum notify size of one page = 4 kByte
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_PCTOCARD , 4096, (void*) pcData, 0, llBufferSizeInBytes);
// and transfer some data to the hardware buffer before the start of the card spcm_dwSetParam_i32 (hDrv, SPC_DATA_AVAIL_CARD_LEN, llBufferSizeInBytes);
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
     if (!dwError)
          ^{\cdot} // if there was no error we can proceed and read out the current amount of available data
         spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_LEN, &llAvailBytes);
spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_POS, &llBytePos);
         printf ("We now have %lld free bytes available\n", llAvailBytes);
         printf ("The available data starts at position %lld\n", llBytesPos);
            we take care not to go across the end of the buffer, handling the wrap-around
         if ((llBytePos + llAvailBytes) >= llBufferSizeInBytes)
              11AvailBytes = 11BufferSizeInBytes - 11BytePos;
          // our do function gets a pointer to the start of the available data section and the length
         vDoGenerateData (&pcData[llBytesPos], llAvailBytes);
             now we mark the number of bytes that we just generated for replay
          // and wait for the next free buffer
         spcm_dwSetParam_i64 (hDrv, SPC_DATA_AVAIL_CARD_LEN, llAvailBytes);
         dwError = spcm dwSetParam i32 (hDrv, SPC M2CMD, M2CMD DATA WAITDMA);
while (!dwError); // we loop forever if no error occurs
```

Please keep in mind that you are using a continuous buffer writing/reading that will start again at the zero position if the buffer length is reached. However the DATA_AVAIL_USER_LEN register will give you the complete amount of available bytes even if one part of the free area is at the end of the buffer and the second half at the beginning of the buffer.

Data organisation

Data is organized in a multiplexed way in the transfer buffer. If using 2 modules data of first activated channel of first module comes first, then data of first activated channel of second module, then second activated channel of first module and so on. The following table shows some examples for the data organization

		Mod	ule A			Mod	ule B															
Activated Channels	Ch0	Ch1	Ch2	Ch3	Ch4	Ch5	Ch6	Ch7	Sampl	es orde	ring in l	ouffer m	emory	starting	with da	ta offset	zero					
1 channel	Χ								A0	A1	A2	A3	A4	A5	A6	A7	A8	Α9	A10	All	A12	A13
1 channel		Χ							ВО	В1	B2	В3	B4	B5	В6	B7	В8	В9	B10	B11	B12	B13
1 channel						Χ			FO	F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13
1 channel								Χ	H0	Н1	H2	НЗ	H4	H5	H6	H7	Н8	H9	H10	H11	H12	H13
2 channels	Χ	Χ							A0	ВО	Al	B1	A2	B2	A3	В3	A4	B4	A5	B5	A6	B6
2 channels	Χ		Χ						A0	C0	A1	C1	A2	C2	A3	C3	A4	C4	A5	C5	A6	C6
2 channels	Χ				Χ				A0	E0	A1	E1	A2	E2	A3	E3	A4	E4	A5	E5	A6	E6
2 channels		Χ				Χ			ВО	FO	В1	F1	B2	F2	В3	F3	B4	F4	B5	F5	B6	F6
2 channels				Χ				Χ	D0	H0	D1	Н1	D2	H2	D3	НЗ	D4	H4	D5	H5	D6	H6
2 channels						Χ	Χ		FO	G0	Fl	G1	F2	G2	F3	G3	F4	G4	F5	G5	F6	G6
4 channels	Χ	Χ	Χ	Χ					Α0	ВО	C0	D0	Al	B1	C1	D1	A2	B2	C2	D2	A3	В3
4 channels	Χ	Χ			Χ	Χ			A0	E0	ВО	FO	A1	E1	В1	F1	A2	E2	B2	F2	A3	E3
4 channels		Χ		Χ			Χ	Χ	ВО	G0	D0	H0	B1	Gl	D1	H1	B2	G2	D2	H2	В3	G3
4 channels			Χ	Χ	Χ	Χ			C0	E0	D0	F0	C1	E1	D1	F1	C2	E2	D2	F2	C3	E3
8 channels	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Α0	E0	ВО	F0	C0	G0	D0	H0	Al	El	B1	Fl	Cl	G1
Channel Names	Α	В	С	D	E	F	G	Н														

The samples are re-named for better readability. A0 is sample 0 of channel 0, C4 is sample 4 of channel 2, and so on

Acquisition modes Sample format

Sample format

The 16 bit A/D samples are stored in twos complement in the 16 bit data word. 16 bit resolution means that data is ranging from - 32768...to...+32767. In standard mode the complete 16 bit contain the information of the A/D samples. If digital inputs are activated, depending on the digital mode these inputs are either stored in the upper bits or completely replace one A/D channel:

Bit	SPC_DIGITALMODE_OFF No digital bits are acquired	SPC_DIGITALMODE_4BIT A/D channel acquisition is reduced to 12 bit resolution	SPC_DIGITALMODE_2BIT A/D channel acquisition is reduced to 14 bit resolution	SPC_DIGITALMODE_CHREPLACE One A/D channel is completely replaced by 16 digital channels
D15	ADx Bit 15 (MSB)	Digital bit 3 of channel x	Digital bit 1 of channel x	Digital bit 15 (digital bit 31)
D14	ADx Bit 14	Digital bit 2 of channel x	Digital bit 0 of channel x	Digital bit 14 (digital bit 30)
D13	ADx Bit 13	Digital bit 1 of channel x	ADx Bit 15 (MSB)	Digital bit 13 (digital bit 29)
D12	ADx Bit 12	Digital bit 0 of channel x	ADx Bit 14	Digital bit 12 (digital bit 28)
D11	ADx Bit 11	ADx Bit 15 (MSB)	ADx Bit 13	Digital bit 11 (digital bit 27)
D10	ADx Bit 10	ADx Bit 14	ADx Bit 12	Digital bit 10 (digital bit 26)
D9	ADx Bit 9	ADx Bit 13	ADx Bit 11	Digital bit 9 (digital bit 25)
D8	ADx Bit 8	ADx Bit 12	ADx Bit 10	Digital bit 8 (digital bit 24)
D7	ADx Bit 7	ADx Bit 11	ADx Bit 9	Digital bit 7 (digital bit 23)
D6	ADx Bit 6	ADx Bit 10	ADx Bit 8	Digital bit 6 (digital bit 22)
D5	ADx Bit 5	ADx Bit 9	ADx Bit 7	Digital bit 5 (digital bit 21)
D4	ADx Bit 4	ADx Bit 8	ADx Bit 6	Digital bit 4 (digital bit 20)
D3	ADx Bit 3	ADx Bit 7	ADx Bit 5	Digital bit 3 (digital bit 19)
D2	ADx Bit 2	ADx Bit 6	ADx Bit 4	Digital bit 2 (digital bit 18)
D1	ADx Bit 1	ADx Bit 5	ADx Bit 3	Digital bit 1 (digital bit 17)
D0	ADx Bit O (LSB)	ADx Bit 4 (LSB)	ADx Bit 2 (LSB)	Digital bit 0 (digital bit 16)

Converting ADC samples to voltage values

The Spectrum driver also contains a register that holds the value of the decimal value of the full scale representation of the installed ADC. This value should be used when converting ADC values (in LSB) into real-world voltage values, because this register also automatically takes any specialities into account, such as slightly reduced ADC resolution with reserved codes for gain/offset compensation.

Register	Value	Direction	Description
SPC_MIINST_MAXADCVALUE	1126	read	Contains the decimal code (in LSB) of the ADC full scale value.

In case of a board that uses an 8 bit ADC that provides the full ADC code (without reserving any bits) the returned value would be 128. The the peak value for a ± 1.0 V input range would be 1.0 V (or 1000 mv).

A returned sample value of for example +49 (decimal, two's complement, signed representation) would then convert to:

$$V_{in} = 49 \times \frac{1000 \text{ mV}}{128} = 382.81 \text{ mV}$$

A returned sample value of for example -55 (decimal) would then convert to:

$$V_{in} = -55 \times \frac{1000 \text{ mV}}{128} = -429.69 \text{ mV}$$

When converting samples that contain any additional data such as for example additional digital channels or overrange bits, this extra information must be first masked out and a proper sign-extension must be performed, before these values can be used as a signed two's complement value for above formulas.



Overview Clock generation

Clock generation


Overview

The different clock modes

The Spectrum M2i cards offer a wide variety of different clock modes to match all the customers needs. All of the clock modes are described in detail with programming examples in this chapter.

The figure is showing an overview of the complete engine used on all M2i cards for clock generation.

The purpose of this chapter is to give you a guide to the best matching clock settings for your specific application and needs.



Standard internal sample rate (PLL)

PLL with internal 10 MHz reference. This is the easiest and most common way to generate a sample rate with no need for additional external clock signals. The sample rate has a fine resolution. You can find details on the granularity of the clock in PLL mode in the technical data section of this manual.

Quartz1 with or without divider

This mode provides an internal sampling quartz clock with a dedicated divider. It's best suited for applications that need an even lower clock jitter than the PLL produces. The possible sample rates are restricted to the values of the divider. For details on the available divider values please see the according section in this chapter or take a look at the technical data section of this manual.

Quartz2 with or without PLL and/or with or without divider (optional)

This optional second Quartz2 is for special customer needs, either for a special direct sampling clock or as a very precise reference for the PLL. Please feel free to contact Spectrum for your special needs.

External reference clock

PLL with external 1 MHz to 125 MHz reference clock. This provides a very good clock accuracy if a stable external reference clock is used. It also allows the easy synchronization with an external source.

Direct external clock

Any clock can be fed in that matches the specification of the board. The external clock signal can be used to synchronize the board on a system clock or to feed in an exact matching sample rate.



Direct external clock is not available for M2i.49xx cards. Please use external reference clock mode instead.

External clock with divider

In addition to the direct external clocking it is also possible to use the externally fed in clock and divide it for generating a low-jitter sample rate of a slower speed than the external clock available.



Direct external clock with divider is not available for M2i.49xx cards. Please use external reference clock mode instead.

Synchronization clock (optional)

The star-hub option allows the synchronization of up to 16 cards of the M2i series from Spectrum with a minimal phase delay between the different cards. As this clock is also available at the dividers input, cards of the same or slower sampling speeds can be synchronized. For details on the synchronization option please take a look at the dedicated chapter in this manual.

Clock Mode Register

The selection of the different clock modes has to be done by the SPC_CLOCKMODE register. All available modes, can be read out by the help of the SPC_AVAILCLOCKMODES register.

Register	•	Value	Direction	Description			
SPC_AVA	ILCLOCKMODES	20201	read	Bitmask, in which all bits of the below mentioned clock modes are set, if available.			
SPC_CLC	OCKMODE	20200	read/write	Defines the used clock mode or reads out the actual selected one.			
	SPC_CM_INTPLL	1	Enables internal PLL with 10 MHz internal reference for sample clock generation				
	SPC_CM_QUARTZ1	2	Enables Quartz1 for sample clock generation				
	SPC_CM_QUARTZ2	4	Enables option	al Quartz2 for sample clock generation			
j	SPC_CM_EXTERNAL	8	Enables extern	al clock input for direct sample clock generation			
	SPC_CM_EXTDIVIDER	16	Enables external clock input for divided sample clock generation				
	SPC_CM_EXTREFCLOCK	32	Enables interno	Enables internal PLL with external reference for sample clock generation			

The different clock modes and all other related or required register settings are described on the following pages.

Internally generated sample rate

Standard internal sampling clock (PLL)

The internal sampling clock is generated in default mode by a PLL and dividers out of an internal precise 10 MHz frequency reference. You can select the clock mode by the dedicated register shown in the table below:

Register	r	Value	Direction	Description				
SPC_CLO	OCKMODE	20200	read/write	Defines the used clock mode				
	SPC_CM_INTPLL	1	Enables internal PLL with 10 MHz internal reference for sample clock generation					

In most cases the user does not have to care about how the desired sampling rate is generated by multiplying and dividing internally. You simply write the desired sample rate to the according register shown in the table below and the driver makes all the necessary calculations. If you want to make sure the sample rate has been set correctly you can also read out the register and the driver will give you back the sampling rate that is matching your desired one best.

Register	Value	Direction	Description			
SPC_SAMPLERATE	20000	write	Defines the sample rate in Hz for internal sample rate generation.			
		read	Read out the internal sample rate that is nearest matching to the desired one.			

If a sampling rate is generated internally, you can additionally enable the clock output. The clock will be available on the external clock connector and can be used to synchronize external equipment with the board.

Register	Value	Direction	Description
SPC_CLOCKOUT	20110	read/write	Enables clock output on external clock connector.On A/D and D/A cards only possible with internal clocking.
SPC_CLOCKOUTFREQUENCY	20111	read	Allows to read out the frequency of an internally synthesized clock present at the clock output.

Example on writing and reading internal sampling rate

Minimum internal sample rate

The minimum internal sample rate on all M2i cards is limited to 1 kHz and the maximum sample rate depends on the specific type of board. The maximum sample rates for your type of card are shown in the tables below.

External reference clock Clock generation

Maximum internal sampling rate

activated Channels	M2i.4911	M2i.4912	M2i.4931	M2i.4932	M2i.4960	M2i.4961	M2i.4963	M2i.4964
1 single-ended channel	10 MS/s	10 MS/s	31.25 MS/s	31.25 MS/s	62.5 MS/s	62.5 MS/s	62.5 MS/s	62.5 MS/s
2 single-ended channels	10 MS/s	10 MS/s	31.25 MS/s	31.25 MS/s	62.5 MS/s	62.5 MS/s	62.5 MS/s	62.5 MS/s
4 single-ended channels	10 MS/s	10 MS/s	31.25 MS/s	31.25 MS/s	n.a.	62.5 MS/s	31.25 MS/s	62.5 MS/s
8single-ended channels	n.a.	10 MS/s	n.a.	31.25 MS/s	n.a.	n.a.	n.a.	31.25 MS/s
1 differential channel	10 MS/s	10 MS/s	31.25 MS/s	31.25 MS/s	62.5 MS/s	62.5 MS/s	62.5 MS/s	62.5 MS/s
2 differential channels	10 MS/s	10 MS/s	31.25 MS/s	31.25 MS/s	62.5 MS/s	62.5 MS/s	62.5 MS/s	62.5 MS/s
4 differential channels	n.a.	10 MS/s	n.a.	31.25 MS/s	n.a.	62.5 MS/s	n.a.	62.5 MS/s

Using plain Quartz1 without PLL

In some cases it is useful for the application not to have the on-board PLL activated. Although the PLL used on the Spectrum boards is a low-jitter version it still produces more clock jitter than a plain quartz oscillator. For these cases the Spectrum boards have the opportunity to switch off the PLL by software and use a simple clock divider.

Register	r	Value	Direction	Description
SPC_CLC	OCKMODE	20200	read/write	Defines the used clock mode
	SPC_CM_QUARTZ1	2	Enables Quartz1 for sample clock generation	

The Quartz1 used on the board is similar to the maximum sampling rate the board can achieve. As with internal PLL mode it's also possible to program the clock mode first, set a desired sampling rate with the SPC_SAMPLERATE register and to read it back. The driver will internally set the divider and find the closest matching sampling rate. The result will then again be the best matching sampling rate.

If a sampling rate is generated internally, you can additionally enable the clock output. The clock will be available on the external clock connector and can be used to synchronize external equipment with the board.

Register	Value	Direction	Description
SPC_CLOCKOUT	20110	read/write	Enables clock output on external clock connector.On A/D and D/A cards only possible with internal clocking.
SPC_CLOCKOUTFREQUENCY	20111	read	Allows to read out the frequency of an internally synthesized clock present at the clock output.

Using plain Quartz2 without PLL (optional)

In some cases it is necessary to use a special frequency for sampling rate generation. For these applications all cards of the M2i series can be equipped with a special customer quartz. Please contact Spectrum for details on available oscillators. If your card is equipped with a second oscillator you can enable it for sampling rate generation with the following register:

Registe	r	Value	Direction	Description
SPC_CLC	OCKMODE	20200	read/write	Defines the used clock mode
	SPC_CM_QUARTZ2	4	Enables optional guartz2 for sample clock generation	

In addition to the direct usage of the second clock oscillator one can program the internal clock divider to use slower sampling rates. As with internal PLL mode it's also possible to program the clock mode first, set a desired sampling rate with the SPC_SAMPLERATE register and to read it back. The result will then again be the best matching sampling rate.

If a sampling rate is generated internally, you can additionally enable the clock output. The clock will be available on the external clock connector and can be used to synchronize external equipment with the board.

Register	Value	Direction	Description
SPC_CLOCKOUT	20110	read/write	Enables clock output on external clock connector.On A/D and D/A cards only possible with internal clocking.
SPC_CLOCKOUTFREQUENCY	20111	read	Allows to read out the frequency of an internally synthesized clock present at the clock output.

External reference clock

If you have an external clock generator with a extremely stable frequency, you can use it as a reference clock. You can connect it to the external clock connector and the PLL will be fed with this clock instead of the internal reference. The following table shows how to enable the reference clock mode:

Register	r	Value	Direction	Description
SPC_CLC	OCKMODE	20200	read/write	Defines the used clock mode
	SPC_CM_EXTREFCLOCK	32	Enables internal PLL with external reference for sample clock generation	

Clock generation Oversampling

Due to the fact that the driver needs to know the external fed in frequency for an exact calculation of the sampling rate you must set the SPC_REFERENCECLOCK register accordingly as shown in the table below. The driver automatically then sets the PLL to achieve the desired sampling rate. Please be aware that the PLL has some internal limits and not all desired sampling rates may be reached with every reference clock.

Register	•	Value	Direction	Description
SPC_REFE	ERENCECLOCK	20140	read/write	Programs the external reference clock in the range from 1 MHz to 125 MHz.
External sampling rate in Hz as an integer value		You need to se	t up this register exactly to the frequency of the external fed in clock.	

Example of reference clock:

```
spcm_dwSetParam_i32 (hDrv, SPC_CLOCKMODE, SPC_CM_EXTREFCLOCK); // Set to reference clock mode spcm_dwSetParam_i32 (hDrv, SPC_REFERENCECLOCK, 10000000); // Reference clock that is fed in is 10 MHz spcm_dwSetParam_i32 (hDrv, SPC_SAMPLERATE, 25000000); // We want to have 25 MHz as sampling rate
```

The reference clock must be defined via the SPC_REFERENCECLOCK register prior to defining the sample rate via the SPC_SAMPLERATE register to allow the driver to calculate the proper clock settings correctly.



Termination of the clock input

If the external connector is used as an input, either for feeding in an external reference clock or for external clocking you can enable a 50 Ohm termination on the board. If the termination is disabled, the impedance is high. Please make sure that your source is capable of driving that current and that it still fulfills the clock input specification as given in the technical data section.

Register	Value	Direction	Description
SPC_CLOCK50OHM	20120	read/write	A $_{\rm n}$ 1" enables the 50 Ohm termination at the external clock connector. Only possible, when using the external connector as an input.

When using external reference clock with sampling rates so low, that the card switches internally to its oversamling mode (see below), the phase relation of the divided internal clock is no longer phase stable to the externally fed in reference. When stable phases are required, select a high enough sampling rate, so that no internal oversampling is used.



Oversampling

All fast A/D converters have a minimum clock frequency that is defined by the manufacturer of this A/D converter. You find this minimum sampling rate specified in the technical data section as minimum external sampling clock.

When using one of the above mentioned internal clock modes the driver allows you to program sampling clocks that lie far beneath this minimum A/D converter clock. To run the A/D converter properly we use a special oversampling mode where the A/D converter is within its specification and only the digital part of the card is running with the slower clock. This is completely defined inside the driver and cannot be modified by the user. The following register allows to read out the oversampling factor for further calculation

Register	Value	Direction	Description
SPC_OVERSAMPLINGFACTOR	200123	read only	Returns the oversampling factor for further calculations. If oversampling isn't active a 1 is returned.

The oversampling factor is of interest for three different cases:

- When using clock output the sampling clock at the output connector is the real A/D converter clock and not the programmed slower sampling rate. To calculate the output clock, please just multiply the programmed sampling clock with the oversampling factor read with the above mentioned register.
- As all modern A/D converters have a data pipeline integrated to obtain high speed sampling together with high resolution there is a
 delay between the trigger and the valid data. Our hardware compensates this delay internally as long as sampling is done synchronously. When oversampling is active this compensation no longer works and data is shifted compared to the trigger position by a couple
 of samples.
- When using the timestamp option the counter is also running with the real A/D converter clock and not with the programmed slower sampling clock. When interpreting timestamp values it is therefore necessary to check the oversampling factor and take it into account.

Trigger modes and appendant registers

General Description

The trigger modes of the Spectrum M2i series A/D cards are very extensive and give you the possibility to detect nearly any trigger event, you can think of.

You can choose between seven external TTL trigger modes and up to 20 internal trigger modes (on analog acquisition cards) including software and channel trigger, depending on your type of board. Many of the channel trigger modes can be independently set for each input channel (on A/D boards only) resulting in a even bigger variety of modes. This chapter is about to explain all of the different trigger modes and setting up the card's registers for the desired mode.

Every analog Spectrum board has one dedicated SMB connector mounted in its bracket for feeding in an external trigger signal or generating a trigger output of an internal trigger event. Due to the fact that only one connector is available for external trigger I/O, it is not possible to forward the fed in external trigger signal to another board. If this is however necessary, you need to split up the external trigger signal before.

Trigger Engine Overview


To extend trigger facilities of the various trigger sources/modes further on, the trigger engine of the Spectrum M2i series allows the logical combination of different trigger events by an AND-mask and an OR-mask.

The Enable trigger allows the user to enable or disable all trigger sources (including channel trigger and external TTL trigger) with a single software command.

Channel trigger is only available on data acquisition cards.

When the card is waiting for a trigger event, either for a channel trigger or an external trigger, the force-trigger command allows to force a trigger event with a single software command.


Before the trigger event is finally generated, it is wired through a programmable trigger delay.



All analog D/A and A/D cards have one external trigger input (External0) and digital i/o cards and pattern generators have one to two external trigger inouts (External0 and External1). In addition using the option BaseXIO it is possible to have two additional trigger inputs named XIO0 and XIO1 in the drawing.

Trigger masks

Trigger OR mask



The purpose of this passage is to explain the trigger OR mask (see left figure) and all the appendant software registers in detail.

The OR mask shown in the overview before as one object, is separated into two parts: a general OR mask for external TTL trigger and software trigger and a channel OR mask.


Every trigger source of the M2i series cards is wired to one of the above mentioned OR masks. The user then can program which trigger source will be recognized, and which one won't.

This selection for the general mask is realized with the SPC_TRIG_ORMASK register in combination with constants for every possible trigger source.

This selection for the channel mask is realized with the SPC_TRIG_CH_ORMASK0 and the SPC_TRIG_CH_ORMASK1 register in combination with constants for every possible channel trigger source.

In either case the sources are coded as a bitfield, so that they can be combined by one access to the driver with the help of a bitwise OR.

The table below shows the relating register for the general OR mask and the possible constants that can be written to it.



Register	Value	Direction	Description	
SPC_TRIG_AVAILORMASK	40400	read	Bitmask, in which all bits of the below mentioned sources for the OR mask are set, if available.	
SPC_TRIG_ORMASK	40410	read/write	Defines the events included within the trigger OR mask of the card.	
SPC_TMASK_NONE	0	No trigger so	No trigger source selected	
SPC_TMASK_SOFTWARE	1h	Enables the so	Enables the software trigger for the OR mask. The card will trigger immediately after start.	
SPC_TMASK_EXTO	2h	Enables the exvalid.	Enables the external trigger0 for the OR mask. The card will trigger when the programmed condition for this input i valid.	
SPC_TMASK_EXT1	4h		xternal trigger 1 for the OR mask. This input is only available on digital cards. The card will trigger when the condition for this input is valid.	
SPC_TMASK_XIO0	100h	Enables the exinstalled. As p	Enables the extra TTL trigger 0 for the OR mask. On plain cards this input is only available if the option BaseXIO is installed. As part of the digitizerNETBOX this input is available as connector Trigger B.	
SPC_TMASK_XIO1	200h	Enables the ex	xtra TTL trigger 1 for the OR mask. This input is only available if the option BaseXIO is installed.	



Please note that as default the SPC_TRIG_ORMASK is set to SPC_TMASK_SOFTWARE. When not using any trigger mode requiring values in the SPC_TRIG_ORMASK register, this mask should explicitly cleared, as otherwise the software trigger will override other modes.

The following example shows, how to setup the OR mask, for an external TTL trigger. As an example a simple edge detection has been chosen. The explanation and a detailed description of the different trigger modes for the external TTL trigger inputs will be shown in the dedicated passage within this chapter.

```
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXTO); // Enable external trigger within the OR mask spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXTO_MODE, SPC_TM_POS); // Setting up external TTL trigger for rising edges
```

The table below is showing the registers for the channel OR mask and the possible constants that can be written to it.


Please note that channel trigger sources are only available on data acquisition cards and not on pure generator cards. If you have purchased an arbitary waveform generator or a pattern generator please just ignore this part.

Register		Value	Direction Description			
SPC_TRIG_0	CH_AVAILORMASK0	40450	read	Bitmask, in which all bits of the below mentioned sources/channels (031) for the channel OR mask are set, if available.		
SPC_TRIG_0	CH_AVAILORMASK1	40451	read	Bitmask, in which all bits of the below mentioned sources/ channels (3263) for the channel OR mask are set, if available.		
SPC_TRIG_C	CH_ORMASK0	40460	read/write	Includes the analog or digital channels (031) within the channel trigger OR mask of the card.		
SPC_TRIG_C	CH_ORMASK1	40461	read/write	Includes the analog or digital channels (3263) within the channel trigger OR mask of the card.		
S	SPC_TMASKO_CH0	1 h	Enables channel0 (channel32) for recognition within the channel OR mask.			
S	SPC_TMASK0_CH1	2h	Enables channel (channel 33) for recognition within the channel OR mask.			
S	SPC_TMASK0_CH2	4h	Enables chann	el2 (channel34) for recognition within the channel OR mask.		
S	SPC_TMASK0_CH3	8h	Enables chann	el3 (channel35) for recognition within the channel OR mask.		
S	SPC_TMASK0_CH28	10000000h	Enables chann	el28 (channel60) for recognition within the channel OR mask.		
S	SPC_TMASK0_CH29	20000000h	Enables channel29 (channel61 for recognition within the channel OR mask.			
S	SPC_TMASK0_CH30	40000000h	Enables chann	annel30 (channel62) for recognition within the channel OR mask.		
S	SPC_TMASK0_CH31	80000000h	Enables channel31 (channel63) for recognition within the channel OR mask.			

The following example shows, how to setup the OR mask, for an external TTL trigger. As an example a simple edge detection has been chosen. The explanation and a detailed description of the different trigger modes for the external TTL trigger inputs will be shown in the dedicated passage within this chapter.

```
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_NONE); // disable default software trigger
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH_ORMASKO, SPC_TMASK_CHO); // Enable channel0 trigger within the OR mask
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXTO_MODE, SPC_TM_POS); // Setting up external trigger for rising edges
```

Trigger AND mask



The purpose of this passage is to explain the trigger AND mask (see left figure) and all the appendant software registers in detail.


The AND mask shown in the overview before as one object, is separated into two parts: a general AND mask for external TTL trigger and software trigger and a channel AND mask.

Every trigger source of the M2i series cards except the software trigger is wired to one of the above mentioned AND masks. The user then can program which trigger source will be recognized, and which one won't.

This selection for the general mask is realized with the SPC_TRIG_ANDMASK register in combination with constants for every possible trigger source.

This selection for the channel mask is realized with the SPC_TRIG_CH_ANDMASK0 and the SPC_TRIG_CH_ANDMASK1 register in combination with constants for every possible channel trigger source. In either case the sources are coded as a bitfield, so that they can be combined by one access to the driver with the help of a bitwise OR.

The table below shows the relating register for the general AND mask and the possible constants that can be written to it.



Registe	r	Value	Direction	Description
SPC_TRIC	g_availandmask	40420	read	Bitmask, in which all bits of the below mentioned sources for the AND mask are set, if available.
SPC_TRIC	g_andmask	40430	read/write	Defines the events included within the trigger AND mask of the card.
	SPC_TMASK_EXTO	2h	Enables the external trigger0 for the AND mask. The card will trigger when the programmed condition for this input valid.	
	SPC_TMASK_EXT1	4h	Enables the external trigger 1 for the AND mask. This input is only available on digital cards. The card will trigger when the programmed condition for this input is valid.	
	SPC_TMASK_XIO0	100h	Enables the extra TTL trigger 0 for the AND mask. On plain cards this input is only available if the option BaseXIO is installed. As part of the digitizerNETBOX this input is available as connector Trigger B.	
	SPC_TMASK_XIO1	200h	Enables the ex	tra TTL trigger 1 for the AND mask. This input is only available ift the option BaseXIO is installed.

The following example shows, how to setup the AND mask, for an external TTL trigger. As an example a simple level detection has been chosen. The explanation and a detailed description of the different trigger modes for the external TTL trigger inputs will be shown in the dedicated passage within this chapter.

```
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_NONE); // disable default software trigger spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ANDMASK, SPC_TMASK_EXTO); // Enable external trigger within the AND mask spcm_dwSetParam_i32 (hDrv,SPC_TRIG_EXTO_MODE, SPC_TM_HIGH ); // Setting up external TTL trigger for HIGH level
```

The table below is showing the constants for the channel AND mask and all the constants for the different channels.

Register	Value	Direction Description			
SPC_TRIG_CH_AVAILANDASK0	40470	read	Bitmask, in which all bits of the below mentioned sources/channels (031) for the channel AND mask are set, if available.		
SPC_TRIG_CH_AVAILANDMASK1	40471	read	Bitmask, in which all bits of the below mentioned sources/ channels (3263) for the channel AND mask are set, if available.		
SPC_TRIG_CH_ANDMASK0	40480	read/write	Includes the analog or digital channels (031) within the channel trigger AND mask of the card.		
SPC_TRIG_CH_ANDRMASK1	40481	read/write	Includes the analog or digital channels (3263) within the channel trigger AND mask of the card.		
SPC_TMASKO_CH0	1h	Enables chann	nelO (channel32) for recognition within the channel AND mask.		
SPC_TMASKO_CH1	2h	Enables chann	nel1 (channel33) for recognition within the channel AND mask.		
SPC_TMASK0_CH2	4h	Enables chann	nel2 (channel34) for recognition within the channel AND mask.		
SPC_TMASK0_CH3	8h	Enables chann	nel3 (channel35) for recognition within the channel AND mask.		
SPC_TMASKO_CH28	10000000h	Enables chann	nel28 (channel60) for recognition within the channel AND mask.		
SPC_TMASK0_CH29	20000000h	Dh Enables channel29 (channel61 for recognition within the channel AND mask.			
SPC_TMASK0_CH30	SPC_TMASK0_CH30 40000000h		Enables channel 30 (channel 62) for recognition within the channel AND mask.		
SPC_TMASK0_CH31	80000000h	Enables chann	nel31 (channel63) for recognition within the channel AND mask.		

The following example shows how to setup the AND mask, for a channel trigger. As an example a simple level detection has been chosen.

The explanation and a detailed description of the different trigger modes for the channel trigger will be shown in the dedicated passage within this chapter.

```
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_NONE); // disable default software trigger
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH_ANDMASKO, SPC_TMASK_CHO); // Enable channel0 trigger within the AND mask
spcm_dwSetParam_i32 (hDrv,SPC_TRIG_CHO_MODE, SPC_TM_HIGH ); // Setting up ch0 trigger for HIGH levels
```

Software trigger

The software trigger is the easiest way of triggering any Spectrum board. The acquisition or replay of data will start immediately after the card is started and the trigger engine is armed. The resulting delay upon start includes the time the board needs for its setup and the time for recording the pre-trigger area (for acquisition cards).



For enabling the software trigger one simply has to include the

software event within the trigger OR mask, as the following table is showing:

Register		Value	Direction	Description
SPC_TRIG	G_ORMASK	40410	read/write	Defines the events included within the trigger OR mask of the card.
	SPC_TMASK_SOFTWARE	1h	Sets the trigger mode to software, so that the recording/replay starts immediately.	

Due to the fact that the software trigger is an internal trigger mode, you can optionally enable the external trigger output to generate a high active trigger signal, which indicates when the data acquisition or replay begins. This can be useful to synchronize external equipment with your Spectrum board.

Register	Value	Direction	Description	
SPC_TRIG_OUTPUT	40100	read/write	Defines the data direction of the external trigger connector.	
	0	The trigger cor	nnector is not used and the line driver is disabled.	
	1	The trigger cor	The trigger connector is used as an output that indicates a detected internal trigger event.	

Example for setting up the software trigger:

```
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_SOFTWARE); // Internal software trigger mode is used spcm_dwSetParam_i32 (hDrv, SPC_TRIG_OUTPUT, 1 ); // And the trigger output is enabled
```

Force- and Enable trigger

In addition to the software trigger (free run) it is also possible to force a trigger event by software while the board is waiting for a real physical trigger event. The forcetrigger command will only have any effect, when the board is waiting for a trigger event. The command for forcing a trigger event is shown in the table below.

Issuing the forcetrigger command will every time only generate one trigger event. If for example using Multiple Recording that will result in only one segment being acquired by forcetrigger. After execution of the forcetrigger command the trigger engine will fall back to the trigger mode that was originally programmed and will again wait for a trigger event.

Register		Value	Direction	Description
SPC_M20	CMD	100	write	Command register of the M2i/M3i/M4i/M4x/M2p series cards.
	M2CMD_CARD_FORCETRIGGER	10h	Forces a trigger event if the hardware is still waiting for a trigger event.	

The example shows, how to use the forcetrigger command:

```
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_FORCETRIGGER); // Force trigger is used.
```

It is also possible to enable (arm) or disable (disarm) the card's whole triggerengine by software. By default the trigger engine is disabled.

Register	r	Value	Direction	Description
SPC_M2	CMD	100	write	Command register of the M2i/M3i/M4i/M4x/M2p series cards.
	M2CMD_CARD_ENABLETRIGGER	8h	Enables the trigger engine. Any trigger event will now be recognized.	
	M2CMD_CARD_DISABLETRIGGER	20h	Disables the trigger engine. No trigger events will be recognized, except force trigger.	

The example shows, how to arm and disarm the card's trigger engine properly:

```
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_ENABLETRIGGER); // Trigger engine is armed.
...
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_DISABLETRIGGER); // Trigger engine is disarmed.
```

Delay trigger

All of the Spectrum M2i series cards allow the user to program an additional trigger delay. As shown in the trigger overview section, this delay is the last element in the trigger chain. Therefore the user does not have to care for the sources when programming the trigger delay. The following table shows the related register and the possible values. A value of 0 disables the extra delay. The resulting delays (due to the internal structure of the card) can be found in the technical data section of this manual.

Register	Value	Direction	Description
SPC_TRIG_AVAILDELAY	40800	read	Contains the maximum available delay as a decimal integer value.
SPC_TRIG_DELAY	40810	read/write	Defines the delay for the detected trigger events.
0		No additional delay will be added. The resulting internal delay is mentioned in the technical data section.	
065535		Defines the additional trigger delay in number of sample clocks.	

The example shows, how to use the delay trigger command:



Using the delay trigger does not affect the ratio between pre trigger and post trigger recorded number of samples, but only shifts the trigger event itself. For changing these values, please take a look in the relating chapter about "Acquisition Modes".



Please note that the trigger delay setting is not used when synchronizing cards. If you need a trigger delay on synchronized systems it is necessary to program posttrigger, segmentsize and memsize to fulfill this task.

External TTL trigger

Enabling the external trigger input(s) is done, if you choose one of the following external trigger modes. The dedicated register for that operation is shown below.

Register	Value	Direction	Description		
SPC_TRIG_EXT_AVAILMODES	40500	read	Bitmask, in which all bits of the below mentioned modes for the external trigger are set, if available.		
SPC_TRIG_EXTO_MODE	40510	read/write Defines the external TTL trigger mode for the external SMB connector (A/D and D/A boards on On digital boards this defines the TTL trigger mode for the trigger input of the first module (Mod			
SPC_TRIG_EXT1_MODE 40511		read/write	Defines the external TTL trigger mode for the trigger input of the second module (digital boards only).		
SPC_TRIG_XIOO_MODE	40560	read/write	Defines the trigger mode for the extra TTL input 0. On plain cards this input is only available if the option BaseXIO is installed. As part of the digitizerNETBOX this input is available as connector Trigger B.		
SPC_TRIG_XIO1_MODE	40561	read/write	Defines the trigger mode for the extra TTL input 1. These trigger inputs are only available, when option BaseXIO is installed.		
SPC_TM_NONE	Oh	Input is not us	ed for trigger detection. This is as with the trigger masks another possibility for disabling TTL sources.		
SPC_TM_POS	1h	Sets the trigge	Sets the trigger mode for external TTL trigger to detect positive edges.		
SPC_TM_POS SPC_TM_PULSESTRETCH	10000001h	Sets the trigger mode for external TTL trigger to stretch and detect HIGH pulses.			
SPC_TM_NEG	2h	Sets the trigger mode for external TTL trigger to detect negative edges			
SPC_TM_NEG SPC_TM_PULSESTRETCH	10000002h	Sets the trigge	er mode for external TTL trigger to stretch and detect LOW pulses.		
SPC_TM_BOTH	4h	Sets the trigge	he trigger mode for external TTL trigger to detect positive and negative edges		
SPC_TM_HIGH	8h	Sets the trigge	er mode for external TTL trigger to detect HIGH levels.		
SPC_TM_LOW	10h	Sets the trigge	er mode for external TTL trigger to detect LOW levels.		
SPC_TM_POS SPC_TM_PW_GREATER	4000001h	Sets the trigger mode for external TTL trigger to detect HIGH pulses that are longer than a programmed pulsewidth			
SPC_TM_POS SPC_TM_PW_SMALLER	2000001h	1h Sets the trigger mode for external TTL trigger to detect HIGH pulses that are shorter than a program			
SPC_TM_NEG SPC_TM_PW_GREATER	4000002h	Sets the trigge	er mode for external TTL trigger to detect LOW pulses that are longer than a programmed pulsewidth.		
SPC_TM_NEG SPC_TM_PW_SMALLER	2000002h	Sets the trigge	er mode for external TTL trigger to detect LOW pulses that are shorter than a programmed pulsewidth.		



Using the SPC_TM_PULSESTRETCH mode requires driver version V2.11 (or newer) and firmware version V18 (or newer). Please update your system to the newest versions to use this mode.

For all external edge and level trigger modes, the OR mask must contain the corresponding input, as the following table shows:

Registe	r	Value	Direction	Description
SPC_TRIC	g_ormask	40410	read/write	Defines the OR mask for the different trigger sources.
	SPC_TMASK_EXTO	2h	Enable external trigger input for the OR mask	
	SPC_TMASK_XIO0	100h	Enable extra TTL input 0 for the OR mask. On plain cards this input is only available if the option BaseXIO is installed As part of the digitizerNETBOX this input is available as connector Trigger B.	
	SPC_TMASK_XIO1	200h	Enable extra TTL input 1 for the OR mask. These trigger inputs are only available, when option BaseXIO is installed.	

If you choose an external trigger mode the SPC_TRIGGEROUT register will be overwritten and the trigger connector will be used as an input any ways.

Register	Value	Direction	Description
SPC_TRIG_OUTPUT	40100	read/write	Enables the trigger output if internal trigger is detected
	Χ	If external trigger modes are used, this register will have no effect.	

As the trigger connector is used as an input, you can decide whether the input is 50 Ohm terminated or not. If you enable the termination, please make sure, that your trigger source is capable to deliver the needed current. Please check carefully whether the source is able to fulfil the trigger input specification given in the technical data section. If termination is disabled, the input is at high impedance.

Register	Value	Direction	Description
SPC_TRIG_TERM	40110	read/write	A $_n$ 1" sets the 50 Ohm termination, if the trigger connector is used as an input for external trigger signals. A $_n$ 0" sets the high impedance termination


The following short example shows how to set up the board for external positive edge TTL trigger. The trigger input is 50 Ohm terminated. The different modes for external TTL trigger are to be detailed described in the next few passages.

Edge and level triggers

Positive (rising) edge TTL trigger

This mode is for detecting the rising edges of an external TTL signal. The board will trigger on the first rising edge that is detected after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.

This mode can be combined with the pulse strech feature to detect pulses that are shorter than the sample period.



Registe	r	Value	Direction	Description
SPC_TRIC	G_EXTO_MODE	40510	read/write	Sets the external trigger mode for the board.
	SPC_TM_POS	1h	Sets the trigger mode for external TTL trigger to detect positive edges.	
	SPC_TM_POS SPC_TM_PULSESTRETCH	10000001h	Sets the trigger mode for external TTL trigger to stretch and detect HIGH pulses. Not available on all cards, please check SPC_TRIG_EXT_AVAILMODES register for availability.	


Example on how to set up the board for positive TTL trigger:

```
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXTO_MODE, SPC_TM_POS);// Set up ext. TTL trigger to detect positive edges
```

HIGH level TTL trigger

This mode is for detecting the HIGH levels of an external TTL signal. The board will trigger on the first HIGH level that is detected after starting the board. If this condition is fulfilled when the board is started, a trigger event will be detected.

The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.




Register	Value	Direction	Description
SPC_TRIG_EXTO_MODE	40510	read/write	Sets the external trigger mode for the board.

SPC_TM_HIGH	8h	Sets the trigger mode for external TTL trigger to detect HIGH levels.

Negative (falling) edge TTL trigger

This mode is for detecting the falling edges of an external TTL signal. The board will trigger on the first falling edge that is detected after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.

This mode can be combined with the pulse strech feature to detect pulses that are shorter than the sample period.




Register	1	Value	Direction	Description	
SPC_TRIG_EXTO_MODE		40510	read/write	Sets the external trigger mode for the board.	
	SPC_TM_NEG 2h		Sets the trigger mode for external TTL trigger to detect negative edges.		
	SPC_TM_NEG SPC_TM_PULSESTRETCH	10000002h		mode for external TTL trigger to stretch and detect LOW pulses. Not available on all cards, please G_EXT_AVAILMODES register for availability.	

LOW level TTL trigger

This mode is for detecting the LOW levels of an external TTL signal. The board will trigger on the first LOW level that is detected after starting the board. If this condition is fulfilled when the board is started, a trigger event will be detected.


The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.



Register	r	Value	Direction	Description
SPC_TRIC	G_EXTO_MODE	40510	read/write	Sets the external trigger mode for the board.
	SPC_TM_LOW	10h	Sets the trigger mode for external TTL trigger to detect LOW levels.	

Positive (rising) and negative (falling) edges TTL trigger

This mode is for detecting the rising and falling edges of an external TTL signal. The board will trigger on the first rising or falling edge that is detected after starting the board. The next trigger-event will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.




	Register	•	Value	Direction	Description
ı	SPC_TRIG	S_EXTO_MODE	40510	read/write	Sets the external trigger mode for the board.
		SPC_TM_BOTH	4h	Sets the trigger mode for external TTL trigger to detect positive and negative edges.	

Pulsewidth triggers

TTL pulsewidth trigger for long HIGH pulses


This mode is for detecting HIGH pulses of an external TTL signal that are longer than a programmed pulsewidth. If the pulse is shorter than the programmed pulsewidth, no trigger will be detected. The board will trigger on the first pulse matching the trigger condition after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.



Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_PULSEWIDTH	44210	read/write	Sets the pulsewidth in samples.	2 up to 65535
SPC_TRIG_EXTO_MODE	40510	read/write	(SPC_TM_POS SPC_TM_PW_GREATER)	4000001h

TTL pulsewidth trigger for short HIGH pulses


This mode is for detecting HIGH pulses of an external TTL signal that are shorter than a programmed pulsewidth. If the pulse is longer than the programmed pulsewidth, no trigger will be detected. The board will trigger on the first pulse matching the trigger condition after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.



Register	Value	Direction set to		Value
SPC_TRIG_EXTO_PULSEWIDTH	44210	read/write	Sets the pulsewidth in samples.	2 up to 65535
SPC_TRIG_EXTO_MODE	40510	read/write	(SPC_TM_POS SPC_TM_PW_SMALLER)	2000001h

TTL pulsewidth trigger for long LOW pulses


This mode is for detecting LOW pulses of an external TTL signal that are longer than a programmed pulsewidth. If the pulse is shorter than the programmed pulsewidth, no trigger will be detected. The board will trigger on the first pulse matching the trigger condition after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.



Register	Value	Direction	Direction set to	
SPC_TRIG_EXTO_PULSEWIDTH	44210	read/write	Sets the pulsewidth in samples.	2 up to 65535
SPC_TRIG_EXTO_MODE	40510	read/write	(SPC_TM_NEG SPC_TM_PW_GREATER)	4000002h

TTL pulsewidth trigger for short LOW pulses

This mode is for detecting LOW pulses of an external TTL signal that are shorter than a programmed pulsewidth. If the pulse is longer than the programmed pulsewidth, no trigger will be detected. The board will trigger on the first pulse matching the trigger condition after starting the board. The next triggerevent will then be detected, if the actual recording/replay has finished and the board is armed and waiting for a trigger again.



Register	Value	Direction	Direction set to	
SPC_TRIG_EXTO_PULSEWIDTH	44210	read/write	Sets the pulsewidth in samples.	2 up to 65535
SPC_TRIG_EXTO_MODE	40510	read/write	(SPC_TM_NEG SPC_TM_PW_SMALLER)	2000002h

The following example shows, how to setup the card for using external TTL pulse width trigger:

```
spcm_dwSetParam_i32 (hDrv,SPC_TRIG_EXTO_MODE, SPC_TM_NEG | SPC_TM_PW_GREATER); // Setting up external TTL // trigger to detect low pulses spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXTO_PULSEWIDTH , 50); // that are longer than 50 samples. spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXTO); // and enable it within the OR mask
```

To find out what maximum pulsewidth (in samples) is available, please read out the register shown in the table below:

Register	Value	Direction	Description
SPC_TRIG_EXT_AVAILPULSEWIDTH	44200	read	Contains the maximum possible value for the external trigger pulsewidth counter.

Channel Trigger

Overview of the channel trigger registers

The channel trigger modes are the most commonly used ones, similar to external equipment like oscilloscopes. The huge variety of different channel trigger modes enable you to observe nearly any part of the analog signal. This chapter is about to explain the different modes in detail. To enable the channel trigger, you have to set the channel triggermode register accordingly. Therefore you have to choose, if you either want only one channel to be the trigger source, or if you want to combine two or more channels to a logical OR or a logical AND trigger.

For all channel trigger modes, the OR mask must contain the corresponding input channels (channel 0 taken as example here):.

Register	Value	Direction Description		
SPC_TRIG_CH_ORMASK0	40460	read/write	Defines the OR mask for the channel trigger sources.	
SPC TMASKO CHO	1h	Enables chann	Enables channel 0 input for the channel OR mask	

The following table shows the according registers for the two general channel trigger modes. It lists the maximum of the available channel mode registers for your card's series. So it can be that you have less channels installed on your specific card and therefore have less valid channel mode registers. If you try to set a channel, that is not installed on your specific card, a error message will be returned.

Register	Value	Direction	Description		
SPC_TRIG_CH_AVAILMODES	40600	read	Bitmask, in which all bits of the below mentioned modes for the channel trigger are set, if available.		
SPC_TRIG_CH0_MODE	40610	read/write	Sets the trigger mode for channel 0. Channel 0 must be enabled in the channel OR/AND mask.		
SPC_TRIG_CH1_MODE	40611	read/write	Sets the trigger mode for channel 1. Channel 1 must be enabled in the channel OR/AND mask.		
SPC_TRIG_CH2_MODE	40612	read/write	Sets the trigger mode for channel 2. Channel 2 must be enabled in the channel OR/AND mask.		
SPC_TRIG_CH3_MODE	40613	read/write	Sets the trigger mode for channel 3. Channel 3 must be enabled in the channel OR/AND mask.		
SPC_TRIG_CH4_MODE	40614	read/write	Sets the trigger mode for channel 4. Channel 4 must be enabled in the channel OR/AND mask.		
SPC_TRIG_CH5_MODE	40615	read/write	Sets the trigger mode for channel 5. Channel 5 must be enabled in the channel OR/AND mask.		
SPC_TRIG_CH6_MODE	40616	read/write	Sets the trigger mode for channel 6. Channel 6 must be enabled in the channel OR/AND mask.		
SPC_TRIG_CH7_MODE	40617	read/write	Sets the trigger mode for channel 7. Channel 7 must be enabled in the channel OR/AND mask.		
SPC_TM_NONE	00000000h	Channel is not	used for trigger detection. This is as with the trigger masks another possibility for disabling channels.		
SPC_TM_POS	0000001h	Enables the trig	gger detection for positive edges		
SPC_TM_NEG	00000002h	Enables the trig	Enables the trigger detection for negative edges		
SPC_TM_BOTH	00000004h	Enables the trigger detection for positive and negative edges			
SPC_TM_HIGH	00000008h	Enables the trigger detection for HIGH levels			
SPC_TM_LOW	00000010h	Enables the trigger detection for LOW levels			
SPC_TM_POS SPC_TM_REARM	01000001h	Trigger detection for positive edges on lebel 0. Trigger is armed when crossing level 1 to avoid false trigger on nois			
SPC_TM_NEG SPC_TM_REARM	01000002h	Trigger detection	on for negative edges on lebel 1. Trigger is armed when crossing level 0 to avoid false trigger on noise		
SPC_TM_POS SPC_TM_PW_GREATER	04000001h	Enables the pulsewidth trigger detection for long positive pulses			
SPC_TM_NEG SPC_TM_PW_GREATER	04000002h	Enables the pulsewidth trigger detection for long negative pulses			
SPC_TM_POS SPC_TM_PW_SMALLER	02000001h	Enables the pulsewidth trigger detection for short positive pulses			
SPC_TM_NEG SPC_TM_PW_SMALLER	02000002h	Enables the pulsewidth trigger detection for short negative pulses			
SPC_TM_STEEPPOS SPC_TM_PW_GREATER	04000800h	Enables the ste	epness trigger detection for flat positive pulses		
SPC_TM_STEEPNEG SPC_TM_PW_GREATER	04001000h	Enables the ste	epness trigger detection for flat negative pulses		
SPC_TM_STEEPPOS SPC_TM_PW_SMALLER	02000800h	Enables the ste	epness trigger detection for steep positive pulses		
SPC_TM_STEEPNEG SPC_TM_PW_SMALLER	02000800h	Enables the ste	epness trigger detection for steep negative pulses		
SPC_TM_WINENTER	00000020h	Enables the wi	ndow trigger for entering signals		
SPC_TM_WINLEAVE	00000040h		ndow trigger for leaving signals		
SPC_TM_INWIN	00000080h	Enables the wi	ndow trigger for inner signals		
SPC_TM_OUTSIDEWIN	00000100h	Enables the wi	ndow trigger for outer signals		
SPC_TM_SPIKE	00000200h	Enables the spike trigger mode. This mode is not available on all M2i boards.			
SPC_TM_WINENTER SPC_TM_PW_GREATER	04000020h	Enables the window trigger for long inner signals			
SPC_TM_WINLEAVE SPC_TM_PW_GREATER	04000040h	Enables the window trigger for long outer signals			
SPC_TM_WINENTER SPC_TM_PW_SMALLER	02000020h	Enables the wi	ndow trigger for short inner signals		
SPC_TM_WINLEAVE SPC_TM_PW_SMALLER	02000040h	Enables the wi	ndow trigger for short outer signals		

If you want to set up a two channel board to detect only a positive edge on channel 0, you would have to setup the board like the following example. Both of the examples either for the single trigger source and the OR trigger mode do not include the necessary settings for the trigger

levels. These settings are detailed described in the following paragraphs.

```
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_NONE); // disable software trigger
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH_ORMASKO, SPC_TMASKO_CHO); // Enable channel 0 in the OR mask
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CHO_MODE, SPC_TM_POS); // Set triggermode of channel 0 to positive edge
```

If you want to set up a two channel board to detect a trigger event on either a positive edge on channel 0 or a negative edge on channel 1 you would have to set up your board as the following example shows.

```
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_NONE); // disable software trigger
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH_ORMASKO, SPC_TMASKO_CHO | SPC_TMASKO_CHI); // Enable channel 0 + 1
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CHO_MODE, SPC_TM_POS ); // Set triggermode of channel 0 to positive edge
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CHI_MODE, SPC_TM_NEG ); // Set triggermode of channel 1 to negative edge
```

Channel trigger level

All of the channel trigger modes listed above require at least one trigger level to be set (except SPC_TM_NONE of course). Some modes like the window triggers require even two levels (upper and lower level) to be set.

After the data has been sampled, the upper N data bits are compared with the N bits of the trigger levels. The following table shows the level registers and the possible values they can be set to for your specific card.

As the trigger levels are compared to the digitized data, the trigger levels depend on the channels input range. For every input range available to your board there is a corresponding range of trigger levels. On the different input ranges the possible stepsize for the trigger levels differs as well as the maximum and minimum values. The table further below gives you the absolute trigger levels for your specific card series.

14 bit resolution for the trigger levels:

Register	Value	Direction	Description	Range
SPC_TRIG_CHO_LEVELO	42200	read/write	Trigger level 0 channel 0: main trigger level / upper level if 2 levels used	-8191 to +8191
SPC_TRIG_CH1_LEVEL0	42201	read/write	Trigger level 0 channel 1: main trigger level / upper level if 2 levels used	-8191 to +8191
SPC_TRIG_CH2_LEVEL0	42202	read/write	Trigger level 0 channel 2: main trigger level / upper level if 2 levels used	-8191 to +8191
SPC_TRIG_CH3_LEVEL0	42203	read/write	Trigger level 0 channel 3: main trigger level / upper level if 2 levels used	-8191 to +8191
SPC_TRIG_CH4_LEVEL0	42204	read/write	Trigger level 0 channel 4: main trigger level / upper level if 2 levels used	-8191 to +8191
SPC_TRIG_CH5_LEVEL0	42205	read/write	Trigger level 0 channel 5: main trigger level / upper level if 2 levels used	-8191 to +8191
SPC_TRIG_CH6_LEVEL0	42206	read/write	Trigger level 0 channel 6: main trigger level / upper level if 2 levels used	-8191 to +8191
SPC_TRIG_CH7_LEVEL0	42207	read/write	Trigger level 0 channel 7: main trigger level / upper level if 2 levels used	-8191 to +8191
SPC_TRIG_CHO_LEVEL1	42300	read/write	Trigger level 1 channel 0: auxiliary trigger level / lower level if 2 levels used	-8191 to +8191
SPC_TRIG_CH1_LEVEL1	42301	read/write	Trigger level 1 channel 1: auxiliary trigger level / lower level if 2 levels used	-8191 to +8191
SPC_TRIG_CH2_LEVEL1	42302	read/write	Trigger level 1 channel 2: auxiliary trigger level / lower level if 2 levels used	-8191 to +8191
SPC_TRIG_CH3_LEVEL1	42303	read/write	Trigger level 1 channel 3: auxiliary trigger level / lower level if 2 levels used	-8191 to +8191
SPC_TRIG_CH4_LEVEL1	42304	read/write	Trigger level 1 channel 4: auxiliary trigger level / lower level if 2 levels used	-8191 to +8191
SPC_TRIG_CH5_LEVEL1	42305	read/write	Trigger level 1 channel 5: auxiliary trigger level / lower level if 2 levels used	-8191 to +8191
SPC_TRIG_CH6_LEVEL1	42306	read/write	Trigger level 1 channel 6: auxiliary trigger level / lower level if 2 levels used	-8191 to +8191
SPC_TRIG_CH7_LEVEL1	42307	read/write	Trigger level 1 channel 7: auxiliary trigger level / lower level if 2 levels used	-8191 to +8191

Trigger level	representation	depending on	selected	input range.
---------------	----------------	--------------	----------	--------------

		Input ranges									
Triggerlevel	±200 mV	±500 mV	±1 V	±2 V	±5 V	±10 V					
8191	+199.976 mV	+499.939 mV	+999.878 mV	+1999.756 mV	+4999.390 mV	+9998.779 mV					
8190	+199.951 mV	+499.878 mV	+999.756 mV	+1999.512 mV	+4998.779 mV	+9997.559 mV					
4096	+100.000 mV	+250.000 mV	+500.000 mV	+1000.000 mV	+2500.000 mV	+5000.000 mV					
2	+0.049 mV	+0.122 mV	+0.244 mV	+0.488 mV	+1.221 mV	+2.441 mV					
1	+0.024 mV	+0.061 mV	+0.122 mV	+0.244 mV	+0.610 mV	+1.221 mV					
0	0 V	0 V	0 V	0 V	0 V	0 V					
-1	-0.024 mV	-0.061 mV	-0.122 mV	-0.244 mV	-0.610 mV	-1.221 mV					
-2	-0.049 mV	-0.122 mV	-0.244 mV	-0.488 mV	-1.221 mV	-2.441 mV					
-4096	-100.000 mV	-250.000 mV	-500.000 mV	-1000.000 mV	-2500.000 mV	-5000.000 V					
-8190	-199.951 mV	-499.878 mV	-999.756 mV	-1999.512 mV	-4998. <i>77</i> 9 mV	-9997.559 mV					
-8191	-199.976 mV	-499.939 mV	-999.878 mV	-1999. <i>75</i> 6 mV	-4999.390 mV	-9998.779 mV					
Stepsize	24.41 µV	61.04 µV	122.1 pV	244.1 µV	610.4 µV	1.22 mV					

The following example shows, how to set up a one channel board to trigger on channel 0 with rising edge. It is assumed, that the input range of channel 0 is set to the the ±200 mV range. The decimal value for SPC_TRIG_CHO_LEVELO corresponds then with 5.004 mV, which is the resulting trigger level.

```
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_NONE); // disable default software trigger spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CHO_MODE, SPC_TM_POS); // Setting up channel trig (rising edge) spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CHO_LEVELO, 205); // Sets triggerlevel to 5.004 mV spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH_ORMASKO, SPC_TMASKO_CHO); // and enable it within the OR mask
```

Reading out the number of possible trigger levels

The Spectrum driver also contains a register that holds the value of the maximum possible different trigger levels considering the above mentioned exclusion of the most negative possible value. This is useful, as new drivers can also be used with older hardware versions, because you can check the trigger resolution during run time. The register is shown in the following table:

Register	Value	Direction	Description
SPC_READTRGLVLCOUNT	2500	r	Contains the number of different possible trigger levels meaning ± of the value.

In case of a board that uses 8 bits for trigger detection the returned value would be 127, as either the zero and 127 positive and negative values are possible. The resulting trigger step width in mV can easily be calculated from the returned value. It is assumed that you know the actually selected input range.

Trigger step width =
$$\frac{\text{Input Range}_{max}}{\text{Number of trigger levels} + 1}$$

To give you an example on how to use this formula we assume, that the $\pm 1.0 \text{ V}$ input range is selected and the board uses 8 bits for trigger detection. The result would be 7.81 mV, which is the step width for your type of board within the actually chosen input range.

Trigger step width =
$$\frac{+1000 \text{ mV}}{127 + 1}$$

Pulsewidth counter

Some of the trigger modes need an additional pulsewidth counter that is measuring the size of a pulse. All the trigger modes running with pulse width counters are able to detect a trigger event that is shorter than the programmed pulsewidth or that is longer than the programmed pulsewidth. Please see the detailed trigger mode description for further details.

To find out what maximum pulsewidth (in samples) is available for all the channel trigger modes it is possible to read out the maximum programmable pulsewidth counter using the register shown in the table below:

Register	Value	Direction	Description
SPC_TRIG_CH_AVAILPULSEWIDTH	44100	r	Contains the maximum possible value, for the channel trigger pulsewidth counter.

Each channel trigger has its own pulsewidth register:

Register	Value	Direction	Description	Range
SPC_TRIG_CHO_PULSEWIDTH	44101	read/write	ead/write Sets the pulsewidth in samples for ch 0 trigger modes using pulsewidth counters 2	
SPC_TRIG_CH1_PULSEWIDTH	44102	read/write	Sets the pulsewidth in samples for ch 1 trigger modes using pulsewidth counters	2 to 65535
SPC_TRIG_CH2_PULSEWIDTH	44103	read/write	read/write Sets the pulsewidth in samples for ch 2 trigger modes using pulsewidth counters	
SPC_TRIG_CH3_PULSEWIDTH	44104	read/write	Sets the pulsewidth in samples for ch 3 trigger modes using pulsewidth counters	2 to 65535
SPC_TRIG_CH4_PULSEWIDTH	44105	read/write	Sets the pulsewidth in samples for ch 4 trigger modes using pulsewidth counters	2 to 65535

Register	Value	Direction	Description	Range
SPC_TRIG_CH5_PULSEWIDTH	44106	read/write	Sets the pulsewidth in samples for ch 5 trigger modes using pulsewidth counters	2 to 65535
SPC_TRIG_CH6_PULSEWIDTH	44107	read/write	Sets the pulsewidth in samples for ch 6 trigger modes using pulsewidth counters	2 to 65535
SPC_TRIG_CH7_PULSEWIDTH	44108	read/write	Sets the pulsewidth in samples for ch 7 trigger modes using pulsewidth counters	2 to 65535

Detailed description of the channel trigger modes


For all channel trigger modes, the OR mask must contain the corresponding input channels (channel 0 taken as example here):.

Register	•	Value	Direction	Description
SPC_TRIG	G_CH_ORMASK0	40460	read/write	Defines the OR mask for the channel trigger sources.
	SPC_TMASK0_CH0	1h	Enables channelO input for the channel OR mask	

Channel trigger on positive edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) then the triggerevent will be detected.

These edge triggered channel trigger modes correspond to the trigger possibilities of usual oscilloscopes.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS	1h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant

Channel trigger on negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from higher values to lower values (falling edge) then the triggerevent will be detected.

These edge triggered channel trigger modes correspond to the trigger possibilities of usual oscilloscopes.




Register	Value	Direction	set to	Value
SPC_TRIG_CHO_MODE	40610	read/write	SPC_TM_NEG	2h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant

Channel trigger on positive and negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal (either rising or falling edge) the triggerevent will be detected.

These edge triggered channel trigger modes correspond to the trigger possibilities of usual oscilloscopes.




Register	Value	Direction	set to	Value
SPC_TRIG_CHO_MODE	40610	read/write	SPC_TM_BOTH	4h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant

Channel re-arm trigger on positive edge

The analog input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from lower to higher values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) then the triggerevent will be detected and the trigger engine will be disarmed. A new trigger event is only detected if the trigger engine is armed again.

The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_REARM	01000001h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Defines the re-arm level relatively to the channels's input range	board dependant

Channel re-arm trigger on negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from higher to lower values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the channel's signal from higher values to lower values (falling edge) then the triggerevent will be detected and the trigger engine will be disarmed. A new trigger event is only detected, if the trigger engine is armed again.


The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_REARM	01000002h
SPC_TRIG_CHO_LEVELO	42200	read/write	Defines the re-arm level relatively to the channels's input range	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant

Channel pulsewidth trigger for long positive pulses

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from lower to higher values (rising edge) the pulsewidth counter is started. If the signal crosses the trigger level again in the opposite direction within the the programmed pulsewidth time, no trigger will be detected. If the pulsewidth counter reaches the programmed amount of samples, without the signal crossing the trigger level in the opposite direction, the triggerevent will be detected.




The pulsewidth trigger modes for long pulses can be used to prevent the board from triggering on wrong (short) edges in noisy signals.

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_PW_GREATER	04000001h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to 65535 are allowed.	2 to 65535

Channel pulsewidth trigger for long negative pulses

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from higher to lower values (falling edge) the pulsewidth counter is started. If the signal crosses the trigger level again in the opposite direction within the the programmed pulsewidth time, no trigger will be detected. If the pulsewidth counter reaches the programmed amount of samples, without the signal crossing the trigger level in the opposite direction, the triggerevent will be detected.

The pulsewidth trigger modes for long pulses can be used to prevent the board from triggering on wrong (short) edges in noisy signals.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_PW_GREATER	04000002h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to 65535 are allowed.	2 to 65535

Channel pulsewidth trigger for short positive pulses

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from lower to higher values (rising edge) the pulsewidth counter is started. If the pulsewidth counter reaches the programmed amount of samples, no trigger will be detected.

If the signal does cross the trigger level again within the the programmed pulsewidth time, a triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_PW_SMALLER	02000001h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to 65535 are allowed.	2 to 65535

Channel pulsewidth trigger for short negative pulses

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from higher to lower values (falling edge) the pulsewidth counter is started. If the pulsewidth counter reaches the programmed amount of samples, no trigger will be detected.


If the signal does cross the trigger level again within the the programmed pulsewidth time, a triggerevent will be detected.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_PW_SMALLER	02000002h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to 65535 are allowed.	2 to 65535

Channel window trigger for entering signals


The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window. Every time the signal enters the window from the outside, a triggerevent will be detected.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINENTER	00000020h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant

Channel window trigger for leaving signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window. Every time the signal leaves the window from the inside, a triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINLEAVE	00000040h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant

Channel window trigger for long inner signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower levels define a window. Every time the signal enters the window from the outside, the pulsewidth counter is started. If the signal leaves the window before the pulsewidth counter has stopped, no trigger will be detected.

If the pulsewidth counter stops and the signal is still inside the window, the triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINENTER SPC_TM_PW_GREATER	04000020h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to 65535 are allowed.	2 to 65535

Channel window trigger for long outer signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower levels define a window. Every time the signal leaves the window from the inside, the pulsewidth counter is started. If the signal enters the window before the pulsewidth counter has stopped, no trigger will be detected.

If the pulsewidth counter stops and the signal is still outside the window, the triggerevent will be detected.




Register	Value Direction		set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINLEAVE SPC_TM_PW_GREATER	04000040h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to 65535 are allowed.	2 to 65535

Channel window trigger for short inner signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower levels define a window. Every time the signal enters the window from the outside, the pulsewidth counter is started. If the pulsewidth counter stops and the signal is still inside the window, no trigger will be detected.

If the signal leaves the window before the pulsewidth counter has stopped, the triggerevent will be detected.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINENTER SPC_TM_PW_SMALLER	02000020h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to 65535 are allowed.	2 to 65535

Channel window trigger for short outer signals

The analog input is continuously sampled with the selected sampling rate. The upper and the lower levels define a window. Every time the signal leaves the window from the inside, the pulsewidth counter is started. If the pulsewidth counter stops and the signal is still outside the window, no trigger will be detected.

If the signal enters the window before the pulsewidth counter has stopped, the trigger event will be detected.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINLEAVE SPC_TM_PW_SMALLER	02000040h
SPC_TRIG_CHO_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to 65535 are allowed.	2 to 65535

Channel spike trigger (slope trigger)

The analog input is continuously sampled with the selected sampling rate. If the difference between two samples is higher than the programmed value (in either positive or negative direction) the triggerevent will be detected.

This slope triggered channel trigger mode is ideally suited for monitoring of power supply lines and triggering on noise or spikes.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_SPIKE	200h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set the difference between two samples relatively to the channel's input range for positive slopes.	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Set the difference between two samples relatively to the channel's input range for negative slopes.	board dependant


Mode Multiple Recording Recording modes

Mode Multiple Recording

The Multiple Recording mode allows the acquisition of data blocks with multiple trigger events without restarting the hardware.

The on-board memory will be divided into several segments of the same size. Each segment will be filled with data when a trigger event occurs (acquisition mode).

As this mode is totally controlled in hardware there is a very small re-arm time from end of one segment until the trigger detection is enabled again. You'll find that re-arm time in the technical data section of this manual.



The following table shows the register for defining the structure of the segments to be recorded with each trigger event.

Register	Value	Direction	Description
SPC_POSTTRIGGER	10100	read/write	Acquisition only: defines the number of samples to be recorded per channel after the trigger event.
SPC_SEGMENTSIZE	10010	read/write	Size of one Multiple Recording segment: the total number of samples to be recorded per channel after detection of one trigger event including the time recorded before the trigger (pre trigger).

Each segment in acquisition mode can consist of pretrigger and/or posttrigger samples. The user always has to set the total segment size and the posttrigger, while the pretrigger is calculated within the driver with the formula: [pretrigger] = [segment size] - [posttrigger].

When using Multiple Recording the maximum pretrigger is limited depending on the number of active channels. When the calculated value exceeds that limit, the driver will return the error ERR_PRETRIGGERLEN. Please have a look at the table further below to see the maximum pretrigger length that is possible.



Recording modes

Standard Mode

With every detected trigger event one data block is filled with data. The length of one multiple recording segment is set by the value of the segment size register SPC_SEGMENTSIZE. The total amount of samples to be recorded is defined by the memsize register. Memsize must be set to a a multiple of the segment size. The table below shows the register for enabling Multiple Recording. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter earlier in this manual.

Register	•	Value	Direction	Description						
SPC_CARDMODE 9500		read/write	Defines the used operating mode							
	SPC_REC_STD_MULTI	2	Enables Multip	Enables Multiple Recording for standard acquisition.						

The total number of samples to be recorded to the on-board memory in Standard Mode is defined by the SPC_MEMSIZE register.

Register	Value	Direction	Description					
SPC_MEMSIZE	10000	read/write	Defines the total number of samples to be recorded per channel.					

FIFO Mode

The Multiple Recording in FIFO Mode is similar to the Multiple Recording in Standard Mode. In contrast to the standard mode it is not necessary to program the number of samples to be recorded. The acquisition is running until the user stops it. The data is read block by block by the driver as described under FIFO single mode example earlier in this manual. These blocks are online available for further data processing by the user program. This mode significantly reduces the amount of data to be transferred on the PCI bus as gaps of no interest do not have to be transferred. This enables you to use faster sample rates than you would be able to in FIFO mode without Multiple Recording. The advantage of Multiple Recording in FIFO mode is that you can stream data online to the host system. You can make real-time data processing or store a huge amount of data to the hard disk. The table below shows the dedicated register for enabling Multiple Recording. For detailed information how to setup and start the board in FIFO mode please refer to the according chapter earlier in this manual.

Register Value D		Direction	Description	
SPC_CARDMODE 9500		9500	read/write	Defines the used operating mode
	SPC_REC_FIFO_MULTI	32	Enables Multip	le Recording for FIFO acquisition.

The number of segments to be recorded must be set separately with the register shown in the following table:

Register Value		Direction	Description					
SPC_LOC	SPC_LOOPS 10020		read/write	Defines the number of segments to be recorded				
	0			Recording will be infinite until the user stops it.				
	1 [4G - 1]			Defines the total segments to be recorded.				

Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind that each sample needs 2 bytes of memory to be stored. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table was done for a standard memory size of 32 MSamples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory

Activated Channels	Used Mode		Memory size		CD	Pre trigger	SED.	CD.	Post trigger SPC POSTTRIGGER			Segment size SPC_SEGMENTSIZE			Loops	
Channels	Mode	Min	Max	Step		SPC_PRETRIGGER Min Max Step		Min	C_POSTIRIGG Max	Step	1 -			SPC_LOOPS Max	Step	
1 channel	Standard Single	8	Mem	4		ed by post to		4	8G - 4	4	741111	not used	Siep	741111	not used	Siep
Cildille	Standard Multi/ABA	8	Mem	4	4	8k - 16	4	4	Mem/2-4	4	8	Mem/2	4		not used	
	Standard Gate	8	Mem	4	4	8k - 16	4	4	Mem-4	4		not used	-		not used	
	FIFO Single		not used	, -	4	8k - 16	4	_	not used		8	8G - 4	4	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		4	8k - 16	4	4	8G - 4	4	8	Mem/2	4	0 (∞)	4G - 1	1
	FIFO Gate		not used		4	8k - 16	4	4	8G - 4	4		not used		0 (∞)	4G - 1	1
2 channels	Standard Single	8	Mem/2	4	defin	ed by post to	rigger	4	8G - 4	4		not used			not used	
	Standard Multi/ABA	8	Mem/2	4	4	4k - 8	4	4	Mem/4-4	4	8	Mem/4	4		not used	
	Standard Gate	8	Mem/2	4	4	4k - 8	4	4	Mem/2-4	4		not used	•		not used	
	FIFO Single		not used		4	4k - 8	4		not used		8	8G - 4	4	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		4	4k - 8	4	4	8G - 4	4	8	Mem/4	4	0 (∞)	4G - 1	1
	FIFO Gate		not used		4	4k - 8	4	4	8G - 4	4		not used		0 (∞)	4G - 1	1
4 channels	Standard Single	8	Mem/4	4	defin	ed by post ti	rigger	4	8G - 4	4	not used			not used		
	Standard Multi/ABA	8	Mem/4	4	4	2k - 4	4	4	Mem/8-4	4	8	Mem/8	4		not used	
	Standard Gate	8	Mem/4	4	4	2k - 4	4	4	Mem/4-4	4		not used			not used	
	FIFO Single		not used		4	2k - 4	4		not used		8	8G - 4	4	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		4	2k - 4	4	4	8G - 4	4	8	Mem/8	4	0 (∞)	4G - 1	1
	FIFO Gate		not used		4	2k - 4	4	4	8G - 4	4		not used		0 (∞) 4G - 1 1		
8 channels	Standard Single	8	Mem/8	4	defin	ed by post t	rigger	4	8G - 4	4		not used			not used	
	Standard Multi/ABA	8	Mem/8	4	4	1k - 4	4	4	Mem/16-4	4	8	Mem/16-4	4		not used	
	Standard Gate	8	Mem/8	4	4	1k - 4	4	4	Mem/8-4	4		not used			not used	
	FIFO Single		not used		4	1k - 4	4		not used		8	8G - 4	4	0 (∞)	4G - 1	1
1	FIFO Multi/ABA		not used		4	1k - 4	4	4	8G - 4	4	8	Mem/16-4	4	0 (∞)	4G - 1	1
	FIFO Gate		not used		4	1k - 4	4	4	8G - 4	4		not used		0 (∞)	4G - 1	1

All figures listed here are given in samples. An entry of [8k - 16] means [8 kSamples - 16] = [8192 - 16] = 8176 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

				Installed Memory			
	32 MSample	64 MSample	128 MSample	256 MSample	512 MSample	1 GSample	2 GSample
Mem	32 MSample	64 MSample	128 MSample	256 MSample	512 MSample	1 GSample	2 GSample
Mem / 2	16 MSample	32 MSample	64 MSample	128 MSample	256 MSample	512 MSample	1 GSample
Mem / 4	8 MSample	16 MSample	32 MSample	64 MSample	128 MSample	256 MSample	512 MSample
Mem / 8	4 MSample	8 MSample	16 MSample	32 MSample	64 MSample	128 MSample	256 MSample
Mem / 16	2 MSample	4 MSample	8 MSample	16 MSample	32 MSample	64 MSample	128 MSample


Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values is programmed depends on the used mode. Please read the detailed documentation of the mode.

Multiple Recording and Timestamps

Multiple Recording is well matching with the timestamp option. If timestamp recording is activated each trigger event and therefore each Multiple Recording segment will get timestamped as shown in the drawing on the right.

Please keep in mind that the trigger events are timestamped, not the beginning of the acquisition. The first sample that is available is at the time position of [Timestamp - Pretrigger].

The programming details of the timestamp option is explained in an extra chapter.



Mode Multiple Recording

Trigger Modes

Trigger Modes

When using Multiple Recording all of the card's trigger modes can be used except the software trigger. For detailed information on the available trigger modes, please take a look at the relating chapter earlier in this manual.

Trigger Counter

The number of acquired trigger events in Multiple Recording mode is counted in hardware and can be read out while the acquisition is running or after the acquisition has finished. The trigger events are counted both in standard mode as well as in FIFO mode.

Register	Value	Direction	Description
SPC_TRIGGERCOUNTER	200905		Returns the number of trigger events that has been acquired since the acquisition start. The internal trigger counter has 48 bits. It is therefore necessary to read out the trigger counter value with 64 bit access or 2×32 bit access if the number of trigger events exceed the 32 bit range.

The trigger counter feature needs at least driver version V2.17 and firmware version V20 (M2i series), V10 (M3i series), V6 (M4i/M4x series) or V1 (M2p series). Please update the driver and the card firmware to these versions to use this feature. Trying to use this feature without the proper firmware version will issue a driver error.



Using the trigger counter information one can determine how many Multiple Recording segments have been acquired and can perform a memory flush by issuing Force trigger commands to read out all data. This is helpful if the number of trigger events is not known at the start of the acquisition. In that case one will do the following steps:

- · Program the maximum number of segments that one expects or use the FIFO mode with unlimited segments
- Set a timeout to be sure that there are no more trigger events acquired. Alternatively one can manually proceed as soon as it is clear from
 the application that all trigger events have been acquired
- Read out the number of acquired trigger segments
- Issue a number of Force Trigger commands to fill the complete memory (standard mode) or to transfer the last FIFO block that contains valid data segments
- Use the trigger counter value to split the acquired data into valid data with a real trigger event and invalid data with a force trigger event.

Trigger Output

When using internal trigger recognition and enabling the trigger output there is a trigger pulse generated for each acquired segment. The trigger output goes to high level after recognition of the internal trigger event and goes back again to low level if the acquisition of this segment has been finished. To give compatibility to older hardware and to give maxmimum flexibility there is a special register to change that behaviour.

Register	Value	Direction	Direction Description				
SPC_LONGTRIG_OUTPUT	200830	read/write	ad/write Defines the trigger pulse output as explained below				
	O (default)	The trigger pul	The trigger pulse is generated on every trigger event and stays high until acquisition of segment has finished				
	1	The trigger pul	The trigger pulse is generated on the first trigger event and stays high until the end of the complete acquisition				

Programming examples

The following example shows how to set up the card for Multiple Recording in standard mode.

```
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_MULTI); // Enables Standard Multiple Recording

spcm_dwSetParam_i64 (hDrv, SPC_SEGMENTSIZE, 1024); // Set the segment size to 1024 samples
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 768); // Set the posttrigger to 768 samples and therefore
// the pretrigger will be 256 samples
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, 4096); // Set the total memsize for recording to 4096 samples
// so that actually four segments will be recorded
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXTO_MODE, SPC_TM_POS); // Set triggermode to ext. TTL mode (rising edge)
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXTO); // and enable it within the trigger OR-mask
```

The following example shows how to set up the card for Multiple Recording in FIFO mode.

```
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_FIFO_MULTI); // Enables FIFO Multiple Recording

spcm_dwSetParam_i64 (hDrv, SPC_SEGMENTSIZE, 2048); // Set the segment size to 2048 samples
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 1920); // Set the posttrigger to 1920 samples and therefore
// the pretrigger will be 128 samples
spcm_dwSetParam_i64 (hDrv, SPC_LOOPS 256); // 256 segments will be recorded

spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXTO_MODE, SPC_TM_NEG); // Set triggermode to ext. TTL mode (falling edge)
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXTO); // and enable it within the trigger OR-mask
```


Acquisition modes Mode Gated Sampling

Mode Gated Sampling

The Gated Sampling mode allows the data acquisition controlled by an external or an internal gate signal. Data will only be recorded if the programmed gate condition is true. When using the Gated Sampling acquisition mode it is in addition also possible to program a pre- and/or posttrigger for recording samples prior to and/or after the valid gate.

This chapter will explain all the necessary software register to set up the card for Gated Sampling properly.

The section on the allowed trigger modes deals with detailed description on the different trigger events and the resulting gates.





When using Gated Sampling the maximum pretrigger is limited as shown in the technical data section. When the programmed value exceeds that limit, the driver will return the error ERR_PRETRIGGERLEN.

Register	Value	Direction	Description
SPC_PRETRIGGER	10030	read/write	Defines the number of samples to be recorded per channel prior to the gate start.
SPC_POSTTRIGGER	10100	read/write	Defines the number of samples to be recorded per channel after the gate end.

Acquisition modes

Standard Mode

Data will be recorded as long as the gate signal fulfills the programmed gate condition. At the end of the gate interval the recording will be stopped and the card will pause until another gates signal appears. If the total amount of data to acquire has been reached, the card stops immediately. For that reason the last gate segment is ended by the expiring memory size counter and not by the gate end signal. The total amount of samples to be recorded can be defined by the memsize register. The table below shows the register for enabling Gated Sampling. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter earlier in this manual.

Register	r	Value	Direction	Description		
SPC_CA	RDMODE	9500	read/write Defines the used operating mode			
	SPC_REC_STD_GATE	4	Enables Gated Sampling for standard acquisition.			

The total number of samples to be recorded to the on-board memory in Standard Mode is defined by the SPC_MEMSIZE register.

Register	Value	Direction	Description
SPC_MEMSIZE	10000	read/write	Defines the total number of samples to be recorded per channel.

FIFO Mode

The Gated Sampling in FIFO Mode is similar to the Gated Sampling in Standard Mode. In contrast to the Standard Mode you cannot program a certain total amount of samples to be recorded, but two other end conditions can be set instead. The acquisition can either run until the user stops it by software (infinite recording), or until a programmed number of gates has been recorded. The data is read continuously by the driver. This data is online available for further data processing by the user program. The advantage of Gated Sampling in FIFO mode is that you can stream data online to the host system with a lower average data rate than in conventional FIFO mode without Gated Sampling. You can make real-time data processing or store a huge amount of data to the hard disk. The table below shows the dedicated register for enabling Gated Sampling in FIFO mode. For detailed information how to setup and start the card in FIFO mode please refer to the according chapter earlier in this manual.

Register		Value	Direction Description			
SPC_CAR	RDMODE	9500	read/write Defines the used operating mode			
	SPC_REC_FIFO_GATE	64	Enables Gated Sampling for FIFO acquisition.			

The number of gates to be recorded must be set separately with the register shown in the following table:

Register Value		Direction	Description			
SPC_LOC)PS	10020	read/write	Defines the number of gates to be recorded		
	0		Recording will	be infinite until the user stops it.		
	1 [4G - 1]		Defines the total number of gates to be recorded.			

Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind that each sample needs 2 bytes of memory to be stored. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table was done for a standard memory size of 32 MSamples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory

Activated	Used	Memory size SPC MEMSIZE		CD	Pre trigger SPC PRETRIGGER		CD	Post trigger SPC POSTTRIGGER		Segment size SPC_SEGMENTSIZE				Loops		
Channels	Mode	Min S	Max	Step	Min								SPC_LOOPS Max	Step		
1 channel	Standard Single	8	Mem	4					8G - 4	4	IVIIII		Siep	/VIII		Siep
i channel		8		_		ed by post to 8k - 16		4			8	not used	14		not used	
	Standard Multi/ABA	-	Mem	4	4		4	4	Mem/2-4	4	8	Mem/2	4		not used	
	Standard Gate	8	Mem	4	4	8k - 16	4	4	Mem-4	4	_	not used			not used	
	FIFO Single		not used		4	8k - 16	4		not used		8	8G - 4	4	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		4	8k - 16	4	4	8G - 4	4	8	Mem/2	4	0 (∞)	4G - 1	1
	FIFO Gate		not used		4	8k - 16	4	4	8G - 4	4		not used		0 (∞)	4G - 1	1
2 channels	Standard Single	8	Mem/2	4	defin	ed by post t	rigger	4	8G - 4	4		not used			not used	
	Standard Multi/ABA	8	Mem/2	4	4	4k - 8	4	4	Mem/4-4	4	8	Mem/4	4		not used	
	Standard Gate	8 Mem/2 4		4	4k - 8	4	4	Mem/2-4	4	not used		not used				
	FIFO Single		not used		4	4k - 8	4		not used		8	8G - 4	4	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		4	4k - 8	4	4	8G - 4	4	8	Mem/4	4	0 (∞)	4G - 1	1
	FIFO Gate		not used		4	4k - 8	4	4	8G - 4	4		not used	•	0 (∞)	4G - 1	1
4 channels	Standard Single	8	Mem/4	4	defin	ed by post t	rigger	4	8G - 4	4		not used			not used	
	Standard Multi/ABA	8	Mem/4	4	4	2k - 4	4	4	Mem/8-4	4	8	Mem/8	4		not used	
	Standard Gate	8	Mem/4	4	4	2k - 4	4	4	Mem/4-4	4	not used		not used			
	FIFO Single		not used		4	2k - 4	4		not used		8	8G - 4	4	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		4	2k - 4	4	4	8G - 4	4	8	Mem/8	4	0 (∞)	4G - 1	1
	FIFO Gate		not used		4	2k - 4	4	4	8G - 4	4		not used	•	0 (∞)	4G - 1	1
8 channels	Standard Single	8	Mem/8	4	defin	ed by post t	rigger	4	8G - 4	4		not used			not used	
	Standard Multi/ABA	8	Mem/8	4	4	1k - 4	4	4	Mem/16-4	4	8	Mem/16-4	4		not used	
	Standard Gate	8	Mem/8	4	4	1k - 4	4	4	Mem/8-4	4		not used			not used	
	FIFO Single	not used		4	1k - 4	4		not used		8	8G - 4	4	0 (∞)	4G - 1	1	
	FIFO Multi/ABA		not used		4	1k - 4	4	4	8G - 4	4	8	Mem/16-4	4	0 (∞)	4G - 1	1
	FIFO Gate		not used		4	1k - 4	4	4	8G - 4	4		not used		0 (∞)	4G - 1	1

All figures listed here are given in samples. An entry of [8k - 16] means [8 kSamples - 16] = [8192 - 16] = 8176 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

	Ī			Installed Memory			
	32 MSample	64 MSample	128 MSample	256 MSample	512 MSample	1 GSample	2 GSample
Mem	32 MSample	64 MSample	128 MSample	256 MSample	512 MSample	1 GSample	2 GSample
Mem / 2	16 MSample	32 MSample	64 MSample	128 MSample	256 MSample	512 MSample	1 GSample
Mem / 4	8 MSample	16 MSample	32 MSample	64 MSample	128 MSample	256 MSample	512 MSample
Mem / 8	4 MSample	8 MSample	16 MSample	32 MSample	64 MSample	128 MSample	256 MSample
Mem / 16	2 MSample	4 MSample	8 MSample	16 MSample	32 MSample	64 MSample	128 MSample

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values is programmed depends on the used mode. Please read the detailed documentation of the mode.

Gate-End Alignment

Due to the structure of the on-board memory, the length of a gate will be rounded up until the next card specific alignment:


	M2i +	M2i-exp	M4i +	M2p	
Active Channels	8bit	12/14/16 bit	8bit	14/16 bit	16bit
1 channel	4 Samples	2 Samples	32 Samples	16 Samples	8 Samples
2 channels	2 Samples	1 Samples	16 Samples	8 Samples	4 Samples
4 channels	1 Sample	1 Samples	8 Samples	4 Samples	2 Samples
8 channels	_	1 Samples	_	_	1 Samples
16 channels	_	1 Samples	_	_	_

So in case of a M4i.22xx card with 8bit samples and one active channel, the gate-end can only stop at 32Sample boundaries, so that up to 31 more samples can be recorded until the post-trigger starts. The timestamps themselves are not affected by this alignment.

Trigger Mode Gated Sampling

Gated Sampling and Timestamps

Gated Sampling and the timestamp mode fit very good together. If timestamp recording is activated each gate will get timestamped as shown in the drawing on the right. Both, beginning and end of the gate interval, are timestamped. Each gate segment will therefore produce two timestamps (Timestamp1 and Timestamp2) showing start of the gate interval and end of the gate interval. By taking both timestamps into account one can read out the time position of each gate as well as the length in samples. There is no other way to examine the length of each gate segment than reading out the timestamps.



Please keep in mind that the gate signals are timestamped, not the beginning and end of the acquisition. The first sample that is available is at the time position of [Timestamp1 - Pretrigger]. The length of the gate segment is [Timestamp2 - Timestamp1 + Alignment + Pretrigger + Posttrigger]. The last sample of the gate segment is at the position [Timestamp2 + Alignment + Posttrigger]. When using the standard gate mode the end of recording is defined by the expiring memsize counter. In standard gate mode there will be an additional timestamp for the last gate segment, when the maximum memsize is reached!

The programming details of the timestamp mode are explained in an extra chapter.

<u>Trigger</u>

Trigger Output

When using internal trigger recognition and enabling the trigger output there is a trigger pulse generated for each acquired segment. The trigger output goes to high level after recognition of the internal trigger event and goes back again to low level if the acquisition of this segment has been finished. To give compatibility to older hardware and to give maxmimum flexibility there is a special register to change that behaviour.

Register	Value	Direction	Direction Description				
SPC_LONGTRIG_OUTPUT	200830	read/write	ad/write Defines the trigger pulse output as explained below				
	0 (default)	The trigger pul	The trigger pulse is generated on every trigger event and stays high until acquisition of segment has finished				
	1	The trigger pul	The trigger pulse is generated on the first trigger event and stays high until the end of the complete acquisition				

Edge and level triggers

For all external edge and level trigger modes, the OR mask must contain the corresponding input, as the following table shows:


Register	•	Value	Direction	Description
SPC_TRIC	G_ORMASK	40410	read/write	Defines the OR mask for the different trigger sources.
	SPC_TMASK_EXTO 2h Enable external trigger input for the OR mask		l trigger input for the OR mask	
	SPC_TMASK_XIO0	100h	Enable extra TTL input 0 for the OR mask. On plain cards this input is only available if the option BaseXIO is installe As part of the digitizerNETBOX this input is available as connector Trigger B.	
	SPC_TMASK_XIO1	200h	Enable extra TTL input 1 for the OR mask. These trigger inputs are only available, when option BaseXI	

Positive TTL single edge trigger

This mode is for detecting the rising edges of an external TTL signal. The gate will start on rising edges that are detected after starting the board.

As this mode is purely edge-triggered, the high level at the cards start time, does not trigger the board.

With the next falling edge the gate will be stopped.



	Register	•	Value	Direction	Description
	SPC_TRIG	S_EXTO_MODE	40510	read/write	Sets the external trigger mode for the board
•		SPC_TM_POS	1h	Sets the trigger mode for external TTL trigger to detect positive edges	


Mode Gated Sampling Trigger

HIGH TTL level trigger

This mode is for detecting the high levels of an external TTL signal. The gate will start on high levels that are detected after starting the board acquisition/generation.

As this mode is purely level-triggered, the high level at the cards start time, does trigger the board.

With the next low level the gate will be stopped.




Registe	r	Value	Direction	Description
SPC_TRI	G_EXTO_MODE	40510	read/write	Sets the external trigger mode for the board
	SPC_TM_HIGH	8h	Sets the trigger mode for external TTL trigger to detect high levels.	

Positive TTL double edge trigger

This mode is for detecting the rising edges of an external TTL signal. The gate will start on the first rising edge that is detected after starting the board.

As this mode is purely edge-triggered, the high level at the cards start time, does not trigger the board.

The gate will stop on the second rising edge that is detected.




Registe	er	Value	Direction	Description
SPC_TRI	G_EXT0_MODE	40510	read/write	Sets the external trigger mode for the board
	SPC_TM_POS SPC_TM_DOUBLEEDGE	08000001h	Sets the gate mode for external TTL trigger to start and stop on positive edges.	

Negative TTL single edge trigger

This mode is for detecting the falling edges of an external TTL signal. The gate will start on falling edges that are detected after starting the board.

As this mode is purely edge-triggered, the low level at the cards start time, does not trigger the board.

With the next rising edge the gate will be stopped.



Reg	ister	Value	Direction	Description
SPC_	_TRIG_EXTO_MODE	40510	read/write	Sets the external trigger mode for the board
	SPC_TM_NEG	2h	Sets the trigger mode for external TTL trigger to detect negative edges.	


Trigger Mode Gated Sampling

LOW TTL level trigger

This mode is for detecting the low levels of an external TTL signal. The gate will start on low levels that are detected after starting the board.

As this mode is purely level-triggered, the low level at the cards start time, does trigger the board.

With the next high level the gate will be stopped.




Registe	er	Value	Direction	Description
SPC_TRI	G_EXT0_MODE	40510	read/write	Sets the external trigger mode for the board
	SPC_TM_LOW	10h	Sets the trigger mode for external TTL trigger to detect low levels.	

Negative TTL double edge trigger

This mode is for detecting the falling edges of an external TTL signal. The gate will start on the first falling edge that is detected after starting the board.

As this mode is purely edge-triggered, the low level at the cards start time, does not trigger the board.

The gate will stop on the second falling edge that is detected.



Registe	r	Value	Direction	Description
SPC_TRI	G_EXTO_MODE	40510	read/write	Sets the external trigger mode for the board
	SPC_TM_NEG SPC_TM_DOUBLEEDGE	08000002h	Sets the gate mode for external TTL trigger to start and stop on negative edges	

Mode Gated Sampling Trigger

Pulsewidth triggers

For all external edge and level trigger modes, the OR mask must contain the corresponding input, as the following table shows:


Register	r	Value	Direction	Description
SPC_TRIC	g_ormask	40410	read/write	Defines the OR mask for the different trigger sources.
	SPC_TMASK_EXTO	2h	Enable external trigger input for the OR mask	
·	SPC_TMASK_XIO0	100h	Enable extra TTL input 0 for the OR mask. On plain cards this input is only available if the option Bas As part of the digitizerNETBOX this input is available as connector Trigger B.	
SPC_TMASK_XIO1 200h Enable extra TTL		Enable extra T	TL input 1 for the OR mask. These trigger inputs are only available, when option BaseXIO is installed.	

TTL pulsewidth trigger for long HIGH pulses

This mode is for detecting a rising edge of an external TTL signal followed by a HIGH pulse that are longer than a programmed pulsewidth. If the pulse is shorter than the programmed pulsewidth, no trigger will be detected.

The gate will start on the first pulse matching the trigger condition after starting the board.

The gate will stop with the next falling edge.




Register	•	Value	Direction	Description
SPC_TRIG	9_EXTO_PULSEWIDTH	44210	read/write	Sets the pulsewidth in samples. Values from 2 to 65535 are allowed.
SPC_TRIG	G_EXTO_MODE	40510	read/write	Sets the trigger mode for the board.
	(SPC_TM_POS SPC_TM_PW_GREATER)	4000001h	Sets the trigger mode for external TTL trigger to detect HIGH pulses that are longer than a programmed pulsewid	

TTL pulsewidth trigger for long LOW pulses

This mode is for detecting a falling edge of an external TTL signal followed by a LOW pulse that are longer than a programmed pulsewidth. If the pulse is shorter than the programmed pulsewidth, no trigger will be detected.

The gate will start on the first pulse matching the trigger condition after starting the board.

The gate will stop with the next rising edge.



Register	•	Value	Direction	Description
SPC_TRIG	S_EXTO_PULSEWIDTH	44210	read/write	Sets the pulsewidth in samples. Values from 2 to 65535 are allowed.
SPC_TRIG	E_EXTO_MODE	40510	read/write	Sets the trigger mode for the board.
	(SPC_TM_NEG SPC_TM_PW_GREATER)	4000002h	2h Sets the trigger mode for external TTL trigger to detect LOW pulses that are longer than a programmed pulse	

```
spcm_dwSetParam_i32 (hDrv,SPC_TRIG_EXTO_MODE, SPC_TM_NEG | SPC_TM_PW_GREATER); // Setting up external TTL // trigger to detect low pulses spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXTO_PULSEWIDTH , 50); // that are longer than 50 samples. spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXTO); // and enable it within the OR mask
```

Trigger Mode Gated Sampling

Channel triggers modes

For all channel trigger modes, the OR mask must contain the corresponding input channels (channel 0 taken as example here):.


Registe	er	Value	Direction	Description
SPC_TRI	G_CH_ORMASK0	40460	read/write	Defines the OR mask for the channel trigger sources.
	SPC_TMASK0_CH0	1h	Enables channelO input for the channel OR mask	

Channel trigger on positive edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) the gate starts.

When the signal crosses the programmed trigger level from higher values to lower values (falling edge) then the gate will stop.

As this mode is purely edge-triggered, the high level at the cards start time does not trigger the board.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS	1h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant

Channel trigger HIGH level

The analog input is continuously sampled with the selected sample rate. If the signal is equal or higher than the programmed trigger level the gate starts.

When the signal is lower than the programmed trigger level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_HIGH	8h
SPC_TRIG_CHO_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant

Channel trigger on negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal higher values to lower values (falling edge) the gate starts.

When the signal crosses the programmed trigger from lower values to higher values (rising edge) then the gate will stop.

As this mode is purely edge-triggered, the low level at the cards start time does not trigger the board.



Register	Value	Direction	set to	Value
SPC_TRIG_CHO_MODE	40610	read/write	SPC_TM_NEG	2h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant


Mode Gated Sampling Trigger

Channel trigger LOW level

The analog input is continuously sampled with the selected sample rate. If the signal is equal or lower than the programmed trigger level the gate starts.

When the signal is higher than the programmed trigger level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_LOW	10h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant

Channel re-arm trigger on positive edge

The analog input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from lower to higher values, the trigger engine is armed and waiting for trigger.

If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) then the gate starts and the trigger engine will be disarmed.

If the programmed trigger level is crossed by the channel's signal from higher values to lower values (falling edge) the gate stops.



A new trigger event is only detected, if the trigger engine is armed again. The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.


Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_REARM	01000001h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Defines the re-arm level relatively to the channels's input range	board dependant

Channel re-arm trigger on negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from higher to lower values, the trigger engine is armed and waiting for trigger.

If the programmed trigger level is crossed by the channel's signal from higher values to lower values (falling edge) then the gate starts and the trigger engine will be disarmed.

If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) the gate stops.



A new trigger event is only detected, if the trigger engine is armed again. The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.


Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_REARM	01000002h
SPC_TRIG_CHO_LEVELO	42200	read/write	Defines the re-arm level relatively to the channels's input range	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Defines the re-arm level relatively to the channels's input range	board dependant

Trigger Mode Gated Sampling

Channel pulsewidth trigger for long positive pulses

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from lower to higher values (rising edge) the pulsewidth counter is started. If the signal crosses the trigger level again in the opposite direction within the the programmed pulsewidth time, no trigger will be detected. If the pulsewidth counter reaches the programmed amount of samples, without the signal crossing the trigger level in the opposite direction, the gate will start.

If the programmed trigger level is crossed by the channel's signal from higher to lower values (falling edge) the gate will stop.




The pulsewidth trigger modes for long pulses can be used to prevent the board from triggering on wrong (short) edges in noisy signals.

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_PW_GREATER	04000001h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to 65535 are allowed.	2 to 65535

Channel pulsewidth trigger for long negative pulses

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from higher to lower values (falling edge) the pulsewidth counter is started. If the signal crosses the trigger level again in the opposite direction within the the programmed pulsewidth time, no trigger will be detected. If the pulsewidth counter reaches the programmed amount of samples, without the signal crossing the trigger level in the opposite direction, the gate will start.

If the programmed trigger level is crossed by the channel's signal from lower to higher values (rising edge) the gate will stop.



The pulsewidth trigger modes for long pulses can be used to prevent the board from triggering on wrong (short) edges in noisy signals.

Register	Value	Direction	set to	Value
SPC_TRIG_CHO_MODE	40610	read/write	SPC_TM_NEG SPC_TM_PW_GREATER	04000002h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to 65535 are allowed.	2 to 65535


Channel window trigger for entering signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal enters the window from the outside to the inside, the gate will start.

When the signal leaves the window from the inside to the outside, the gate will stop.

As this mode is purely edge-triggered, the signal outside the window at the cards start time does not trigger the board.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINENTER	00000020h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant

Mode Gated Sampling Trigger


Channel window trigger for leaving signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal leaves the window from the inside to the outside, the gate will start.

When the signal enters the window from the outside to the inside, the gate will stop.

As this mode is purely edge-triggered, the signal within the window at the cards start time does not trigger the board.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINLEAVE	00000040h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant


Channel window trigger for inner signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal enters the window from the outside to the inside, the gate will start.

When the signal leaves the window from the inside to the outside, the gate will stop.

As this mode is level-triggered, the signal inside the window at the cards start time does trigger the board.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_INWIN	00000080h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant


Channel window trigger for outer signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal leaves the window from the inside to the outside, the gate will start.

When the signal enters the window from the outside to the inside, the gate will stop.

As this mode is level-triggered, the signal outside the window at the cards start time does trigger the board.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_OUTSIDEWIN	00000100h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant


Programming examples Mode Gated Sampling

Channel window trigger for long inner signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower levels define a window. Every time the signal enters the window from the outside, the pulsewidth counter is started. If the signal leaves the window before the pulsewidth counter has stopped, no trigger will be detected.

When the pulsewidth counter stops and the signal is still inside the window, the gate will start.

When the signal leaves the window from the inside to the outside, the gate will stop.




Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINENTER SPC_TM_PW_GREATER	04000020h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to 65535 are allowed.	2 to 65535

Channel window trigger for long outer signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower levels define a window. Every time the signal leaves the window from the inside, the pulsewidth counter is started. If the signal enters the window before the pulsewidth counter has stopped, no trigger will be detected.

When the pulsewidth counter stops and the signal is still outside the window, the gate will start.

When the signal enters the window from the outside to the inside, the gate will stop.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINLEAVE SPC_TM_PW_GREATER	04000040h
SPC_TRIG_CHO_LEVELO	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CHO_PULSEWIDTH	44101	read/write	Sets the pulsewidth in samples. Values from 2 to 65535 are allowed.	2 to 65535

Programming examples

The following examples shows how to set up the card for Gated Sampling in standard mode for Gated Sampling in FIFO mode.

```
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_GATE); // Enables Standard Gated Sampling

spcm_dwSetParam_i64 (hDrv, PRETRIGGER, 256); // Set the pretrigger to 256 samples

spcm_dwSetParam_i64 (hDrv, POSTTRIGGER, 2048); // Set the posttrigger to 2048 samples

spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, 8192); // Set the total memsize for recording to 8192 samples

spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXTO_MODE, SPC_TM_POS); // Use external trigger (rising edge)

spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXTO); // and enable it within the trigger OR-mask
```

```
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_FIFO_GATE); // Enables FIFO Gated Sampling

spcm_dwSetParam_i64 (hDrv, PRETRIGGER, 128); // Set the pretrigger to 128 samples

spcm_dwSetParam_i64 (hDrv, POSTTRIGGER, 512); // Set the posttrigger to 512 samples

spcm_dwSetParam_i64 (hDrv, SPC_LOOP, 1024); // 1024 gates will be recorded

spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXTO_MODE, SPC_TM_NEG); // Use external trigger (falling edge)

spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXTO); // and enable it within the trigger OR-mask
```

Timestamps General information

Timestamps

General information

The timestamp function is used to record trigger events relative to the beginning of the measurement, relative to a fixed time-zero point or synchronized to an external reset clock. The reset clock can come from a radio clock a GPS signal or from any other external machine.

The timestamp is internally realized as a very wide counter that is running with the currently used sampling rate. The counter is reset either by explicit software command or depending on the mode by the start of the card. On receiving the trigger event (or at the start and at the end of a gate interval when using Gated Sampling mode) the current counter value is stored in an extra FIFO memory.

This function is designed as an enhancement to the Multiple Recording and the Gated Sampling mode and is also used together with the ABA mode but can also be used without these modes with plain single acquisitions. If Gated Sampling mode is used, then both the start and end of a recorded seament are timestamped.

Each recorded timestamp consists of the number of samples that has been counted since the last counter reset has been done. The actual time in relation to the reset command can be easily calculated by the formula on the right. Please note that the timestamp recalculation depends on the currently used sampling rate and the oversampling factor. Please have a look at the clock chapter to see how to read out the sampling rate and the oversampling factor

If you want to know the time between two timestamps, you can simply calculate this by the formula on the right.

$$\Delta t = \frac{\mathsf{Timestamp}_{n+1} - \mathsf{Timestamp}_n}{\mathsf{Sampling rate * Oversampling}}$$

The following registers can be used for the timestamp mode:

Register	Value	Direction	Description
SPC_TIMESTAMP_STARTTIME	47030	read/write Return the reset time when using reference clock mode. Hours are placed in bit 16 to 23, minute. placed in bit 8 to 15, seconds are placed in bit 0 to 7	
SPC_TIMESTAMP_STARTDATE	47031	read/write	Return the reset date when using reference clock mode. The year is placed in bit 16 to 31, the month is placed in bit 8 to 15 and the day of month is placed in bit 0 to 7
SPC_TIMESTAMP_TIMEOUT	47045	read/write	Sets a timeout in milliseconds for waiting of an reference clock edge
SPC_TIMESTAMP_AVAILMODES	47001	read	Returns all available modes as a bitmap. Modes are listed below
SPC_TIMESTAMP_CMD	47000	read/write	Programs a timestamp mode and performs commands as listed below
SPC_TSMODE_DISABLE	0	Timestamp is	disabled.
SPC_TS_RESET	1h		are reset and the local PC time is stored for read out by SPC_TIMESTAMP_STARTTIME and AMP_STARTDATE registers.
SPC_TSMODE_STANDARD	2h	Standard mode, counter is reset by explicit reset command.	
SPC_TSMODE_STARTRESET	4h	Counter is res	set on every card start, all timestamps are in relation to card start.
SPC_TSCNT_INTERNAL	100h	Counter is rur	nning with complete width on sampling clock
SPC_TSCNT_REFCLOCKPOS	200h	Counter is spl clock	lit, upper part is running with external reference clock positive edge, lower part is running with sampling
SPC_TSCNT_REFCLOCKNEG	400h	Counter is spl pling clock	lit, upper part is running with external reference clock negative edge, lower part is running with sam-
SPC_TSXIOACQ_ENABLE	1000h	Enables the tr	rigger synchronous acquisition of the BaseXIO inputs with every stored timestamp in the upper byte.
SPC_TSXIOACQ_DISABLE	0	The timestam	p is filled up with leading zeros as a sign extension for positive values.
SPC_TSFEAT_NONE	Oh	No additiona	Il timestamp is created. The total number of stamps is only trigger related.
SPC_TSFEAT_STORE1STABA	10000h	Enables the c mode.	reation of one additional timestamp for the first A area sample when using the ABA (dual-timebase)

Writes to the SPC_TS_RESET register can only have an effect on the counters, if the cards clock generation is already active. This is the case when the card either has already done an acquisition after the last reset or if the clock setup has already been actively transferred to the card by issuing the M2CMD_CARD_WRITESETUP command.



Example for setting timestamp mode:

The timestamp mode consists of one of the mode constants, one of the counter constants and feature constants.:

```
// setting timestamp mode to standard using internal clocking
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_INTERNAL | SPC_TSFEAT_NONE);

// setting timestamp mode to start reset mode using internal clocking
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STARTRESET | SPC_TSCNT_INTERNAL | SPC_TSFEAT_NONE);

// setting timestamp mode to standard using external reference clock with positive edge
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_REFCLOCKPOS | SPC_TSFEAT_NONE);
```

Timestamp modes Timestamps

Limits

The timestamp counter is running with the sampling clock on the base card. Some card types (like 2030 and 3025) use an interlace mode to double the sampling speed. In this case the timestamp counter is only running with the non-interlaced sampling rate. Therefore the maximum counting frequency of the timestamp mode is limited to 125 MS/s.

Timestamp modes


The timestamp command register selects which of the following modes should be used for generating timestamps. Independent of the used mode each timestamp is every time 64 bit wide and is generated with the currently used sampling rate. As some A/D acquisition cards need to use an oversampling factor to go beneath the minimum ADC sampling clock there might be a difference between the programmed sampling rate and the sampling rate that is used to count the timestamp counter. The currently used sampling rate and oversampling counter can be read out with the following register:

Register	Value	Direction	Description
SPC_SAMPLERATE	20000	read	Read out the internal sample rate that is currently used.
SPC_OVERSAMPLINGFACTOR	200123	read only	Returns the oversampling factor for further calculations. If oversampling isn't active a 1 is returned.

There is no oversampling factor if using full digital acquisition cards.

Standard mode

In standard mode the timestamp counter is set to zero once by writing the TS_RESET commando to the command register. After that command the counter counts continuously independent of start and stop of acquisition. The timestamps of all recorded trigger events are referenced to this common zero time. With this mode you can calculate the exact time difference between different recordings and also within one acquisition (if using Multiple Recording or Gated Sampling).



The following table shows the valid values that can be written to the timestamp command register for this mode:

Register	r	Value	Direction	Description
SPC_TIM	estamp_cmd	47000	read/write Programs a timestamp mode and performs commands as listed below	
	SPC_TSMODE_DISABLE	0	Timestamp is disabled.	
•	SPC_TS_RESET	1h	The timestamp counter is set to zero	
•	SPC_TSMODE_STANDARD	2h	Standard mode, counter is reset by explicit reset command.	
•	SPC_TSCNT_INTERNAL	100h	Counter is running with complete width on sampling clock	




Please keep in mind that this mode only work sufficiently as long as you don't change the sampling rate between two acquisitions that you want to compare.

Timestamps Timestamp modes

StartReset mode

In StartReset mode the timestamp counter is set to zero on every start of the card. After starting the card the counter counts continuously. The timestamps of one recording are referenced to the start of the recording. This mode is very useful for Multiple Recording and Gated Sampling (see according chapters for detailed information on these two optional modes)



The following table shows the valid values that can be written to the timestamp command register.

Register	r	Value	Direction	Description
SPC_TIM	estamp_cmd	47000	read/write Programs a timestamp mode and performs commands as listed below	
	SPC_TSMODE_DISABLE	0	Timestamp is disabled.	
	SPC_TSMODE_STARTRESET	4h	Counter is reset on every card start, all timestamps are in relation to card start.	
	SPC_TSCNT_INTERNAL	100h	Counter is running with complete width on sampling clock	

Refclock mode


The counter is split in a HIGH and a LOW part and an additional external signal, that affects both parts of the counter, needs to be fed in externally. The external reference clock signal will reset the LOW part of the counter and increase the HIGH part of the counter. The upper counter will hold the number of the clock edges that have occurred on the external reference clock signal and the lower counter will hold the position within the current reference clock period with the resolution of the sampling rate.

This mode can be used to obtain an absolute time reference when using an external radio clock or a GPS receiver. In that case the higher part is counting the seconds since the last reset and the lower part is counting the position inside the second using the current sampling rate.

Please keep in mind that as this mode uses an additional external signal. If using plain M2i cards the option BaseXIO needs to be installed on the card. Otherwise there is no additional reference clock input available and this mode has no functionality. If using a digitizerNETBOX this additional timestamp reference clock input is available as a standard and no option is needed to use this mode.



The counting is initialized with the timestamp reset command. Both counter parts will then be set to zero.



The following table shows the valid values that can be written to the timestamp command register for this mode:

Register	r	Value	Direction	Description	
SPC_TIM	estamp_starttime	47030	read/write	Return the reset time when using reference clock mode. Hours are placed in bit 16 to 23, minutes are placed in bit 8 to 15, seconds are placed in bit 0 to 7	
SPC_TIM	estamp_startdate	47031	read/write	Return the reset date when using reference clock mode. The year is placed in bit 16 to 31, the month is placed in bit 8 to 15 and the day of month is placed in bit 0 to 7	
SPC_TIM	estamp_timeout	47045	read/write	Sets a timeout in milli seconds for waiting for a reference clock edge	
SPC_TIM	ESTAMP_CMD	47000	read/write	Programs a timestamp mode and performs commands as listed below	
	SPC_TSMODE_DISABLE	0	Timestamp is	Timestamp is disabled.	
•	SPC_TS_RESET	1h	The counters	The counters are reset. If reference clock mode is used this command waits for the edge the timeout time.	

Reading out the timestamps

Timestamps

SPC_TSMODE_STANDARD	2h	Standard mode, counter is reset by explicit reset command.
SPC_TSMODE_STARTRESET	4h	Counter is reset on every card start, all timestamps are in relation to card start.
SPC_TSCNT_REFCLOCKPOS	200h	Counter is split, upper part is running with external reference clock positive edge, lower part is running with sampling clock
SPC_TSCNT_REFCLOCKNEG	400h	Counter is split, upper part is running with external reference clock negative edge, lower part is running with sampling clock

To synchronize the external reference clock signal with the PC clock it is possible to perform a timestamp reset command which waits a specified time for the occurrence of the external clock edge. As soon as the clock edge is found the function stores the current PC time and date which can be used to get the absolute time. As the timestamp reference clock can also be used with other clocks that don't need to be synchronized with the PC clock the waiting time can be programmed using the SPC_TIMESTAMP_TIMEOUT register.

Example for initialization of timestamp reference clock and synchronization of a seconds signal with the PC clock:

```
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_REFCLOCKPOS);
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_TIMEOUT, 1500);
if (ERR_TIMEOUT == spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TS_RESET))
    printf ("Synchronization with external clock signal failed\n");

// now we read out the stored synchronization clock and date
int32 lSyncDate, lSyncTime;
spcm_dwGetParam_i32 (hDrv, SPC_TIMESTAMP_STARTDATE, &lSyncDate);
spcm_dwGetParam_i32 (hDrv, SPC_TIMESTAMP_STARTTIME, &lSyncTime);


// and print the start date and time information (European format: day.month.year hour:minutes:seconds)
printf ("Start date: %02d.%02d.%04d\n", lSyncDate & 0xff, (lSyncDate >> 8) & 0xff, (lSyncDate >> 16) & 0xffff);
printf ("Start time: %02d:%02d:%02d\n", (lSyncTime >> 16) & 0xff, (lSyncTime >> 8) & 0xff, lSyncTime & 0xff);
```

Reading out the timestamps

General

The timestamps are stored in an extra FIFO that is located in hardware on the card. This extra FIFO can read out timestamps using DMA transfer similar to the DMA transfer of the main sample data DMA transfer. The card has two completely independent busmaster DMA engines in hardware allowing the simultaneous transfer of both timestamp and sample data.

As seen in the picture the extra FIFO is holding ABA and timestamp data as the same time. Nevertheless it is not necessary to care for the shared FIFO as the extra FIFO data is splitted inside the driver in the both data parts.



The only part that is similar for both kinds of data transfer is the handling of the DMA engine. This is similar to the main sample data transfer engine. Therefore additional information can be found in the chapter explaining the main data transfer.

Commands and Status information for extra transfer buffers.

As explained above the data transfer is performed with the same command and status registers like the card control and sample data transfer. It is possible to send commands for card control, data transfer and extra FIFO data transfer at the same time

Registe	r	Value	Direction	Description
SPC_M2	CMD	100	write only	Executes a command for the card or data transfer
	M2CMD_EXTRA_STARTDMA	100000h	Starts the DMA transfer for an already defined buffer.	
	M2CMD_EXTRA_WAITDMA	200000h	Waits until the data transfer has ended or until at least the amount of bytes defined by notify size are available. This wait function also takes the timeout parameter into account.	

Timestamps Reading out the timestamps

M2CMD_EXTRA_STOPDMA	400000h	Stops a running DMA transfer. Data is invalid afterwards.
M2CMD_EXTRA_POLL	800000h	Polls data without using DMA. As DMA has some overhead and has been implemented for fast data transfer of large amounts of data it is in some cases more simple to poll for available data. Please see the detailed examples for this mode. It is not possible to mix DMA and polling mode.

The extra FIFO data transfer can generate one of the following status information:.

Register	,	Value	Direction	Description
SPC_M2S	STATUS	110	read only	Reads out the current status information
	M2STAT_EXTRA_BLOCKREADY	1000h	The next data block as defined in the notify size is available. It is at least the amount of data available but it also can be more data.	
	M2STAT_EXTRA_END	2000h	The data transfer has completed. This status information will only occur if the notify size is set to zero.	
	M2STAT_EXTRA_OVERRUN	4000h	The data transfer had on overrun (acquisition) or underrun (replay) while doing FIFO transfer.	
	M2STAT_EXTRA_ERROR	8000h	An internal error occurred while doing data transfer.	

Data Transfer using DMA

Data transfer consists of two parts: the buffer definition and the commands/status information that controls the transfer itself. Extra data transfer shares the command and status register with the card control, data transfer commands and status information.

The DMA based data transfer mode is activated as soon as the M2CMD_EXTRA_STARTDMA is given. Please see next chapter to see how the polling mode works.

Definition of the transfer buffer

Before any data transfer can start it is necessary to define the transfer buffer with all its details. The definition of the buffer is done with the spcm_dwDefTransfer function as explained in an earlier chapter. The following example will show the definition of a transfer buffer for timestamp data, definition for ABA data is similar:

spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_CARDTOPC, 0, pvBuffer, 0, lLenOfBufferInBytes);

In this example the notify size is set to zero, meaning that we don't want to be notified until all extra data has been transferred. Please have a look at the sample data transfer in an earlier chapter to see more details on the notify size.

Please note that extra data transfer is only possible from card to PC and there's no programmable offset available for this transfer.

Buffer handling

A data buffer handshake is implemented in the driver which allows to run the card in different data transfer modes. The software transfer buffer is handled as one large buffer for each kind of data (timestamp and ABA) which is on the one side controlled by the driver and filled automatically by busmaster DMA from the hardware extra FIFO buffer and on the other hand it is handled by the user who set's parts of this software buffer available for the driver for further transfer. The handshake is fulfilled with the following 3 software registers:

Register	Value	Direction	Description
SPC_ABA_AVAIL_USER_LEN	210	read	This register contains the currently available number of bytes that are filled with newly transferred slow ABA data. The user can now use this ABA data for own purposes, copy it, write it to disk or start calculations with this data.
SPC_ABA_AVAIL_USER_POS	211	read	The register holds the current byte index position where the available ABA bytes start. The register is just intended to help you and to avoid own position calculation
SPC_ABA_AVAIL_CARD_LEN	212	write	After finishing the job with the new available ABA data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.
SPC_TS_AVAIL_USER_LEN	220	read	This register contains the currently available number of bytes that are filled with newly transferred timestamp data. The user can now use these timestamps for own purposes, copy it, write it to disk or start calculations with the timestamps.
SPC_TS_AVAIL_USER_POS	221	read	The register holds the current byte index position where the available timestamp bytes start. The register is just intended to help you and to avoid own position calculation
SPC_TS_AVAIL_CARD_LEN	222	write	After finishing the job with the new available timestamp data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.

Directly after start of transfer the SPC_XXX_AVAIL_USER_LEN is every time zero as no data is available for the user and the SPC_XXX_AVAIL_CARD_LEN is every time identical to the length of the defined buffer as the complete buffer is available for the card for transfer.

The counter that is holding the user buffer available bytes (SPC_XXX_AVAIL_USER_LEN) is sticking to the defined notify size at the DefTransfer call. Even when less bytes already have been transferred you won't get notice of it if the notify size is programmed to a higher value.



<u>Remarks</u>

- The transfer between hardware FIFO buffer and application buffer is done with scatter-gather DMA using a busmaster DMA controller located on the card. Even if the PC is busy with other jobs data is still transferred until the application buffer is completely used.
- As shown in the drawing above the DMA control will announce new data to the application by sending an event. Waiting for an event is
 done internally inside the driver if the application calls one of the wait functions. Waiting for an event does not consume any CPU time
 and is therefore highly requested if other threads do lot of calculation work. However it is not necessary to use the wait functions and one
 can simply request the current status whenever the program has time to do so. When using this polling mode the announced available

Reading out the timestamps

Timestamps

bytes still stick to the defined notify size!

• If the on-board FIFO buffer has an overrun data transfer is stopped immediately.

Buffer handling example for DMA timestamp transfer (ABA transfer is similar, just using other registers)

```
int8* pcData = (int8*) pvAllocMemPageAligned (lBufSizeInBytes);
 / we now define the transfer buffer with the minimum notify size of one page = 4 kByte
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 4096, (void*) pcData, 0, lBufSizeInBytes);
     ^{\prime} // we wait for the next data to be available. After this call we get at least 4k of data to proceed
    dwError = spcm dwSetParam i32 (hDrv, SPC M2CMD, M2CMD EXTRA STARTDMA | M2CMD EXTRA WAITDMA);
    if (!dwError)
        // if there was no error we can proceed and read out the current amount of available data
        spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lAvailBytes);
spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_POS, &lBytePos);
        printf ("We now have %d new bytes available\n", lAvailBytes);
        printf ("The available data starts at position %d\n", lBytesPos);
          / we take care not to go across the end of the buffer
        if ((lBytePos + lAvailBytes) >= lBufSizeInBytes)
             lAvailBytes = lBufSizeInBytes - lBytePos
        // our do function get's a pointer to the start of the available data section and the length vProcessTimestamps (&pcData[lBytesPos], lAvailBytes);
         // the buffer section is now immediately set available for the card
        spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lAvailBytes);
while (!dwError); // we loop forever if no error occurs
```



The extra FIFO has a quite small size compared to the main data buffer. As the transfer is done initiated by the hardware using busmaster DMA this is not critical as long as the application data buffers are large enough and as long as the extra transfer is started BEFORE starting the card.

Data Transfer using Polling



When using M2i cards the Polling mode needs driver version V1.25 and firmware version V11 to run. Please update your system to the newest versions to run this mode. Polling mode for M3i cards is included starting with the first delivered card version.

If the extra data is quite slow and the delay caused by the notify size on DMA transfers is inacceptable for your application it is possible to use the polling mode. Please be aware that the polling mode uses CPU processing power to get the data and that there might be an overrun if your CPU is otherwise busy. You should only use polling mode in special cases and if the amount of data to transfer is not too high.

Most of the functionality is similar to the DMA based transfer mode as explained above.

The polling data transfer mode is activated as soon as the M2CMD_EXTRA_POLL is executed.

Definition of the transfer buffer

is similar to the above explained DMA buffer transfer. The value "notify size" is ignored and should be set to 4k (4096).

Buffer handling

The buffer handling is also similar to the DMA transfer. As soon as one of the registers SPC_TS_AVAIL_USER_LEN or SPC_ABA_AVAIL_USER_LEN is read the driver will read out all available data from the hardware and will return the number of bytes that has been read. In minimum this will be one DWORD = 4 bytes.

Timestamps Reading out the timestamps

Buffer handling example for polling timestamp transfer (ABA transfer is similar, just using other registers)

```
int8* pcData = (int8*) pvAllocMemPageAligned (lBufSizeInBytes);
// we now define the transfer buffer with the minimum notify size of one page = 4 kByte
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 4096, (void*) pcData, 0, lBufSizeInBytes);
// we start the polling mode
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_POLL);
// this is pur polling loop
do
    spcm dwGetParam i32 (hDrv, SPC TS AVAIL USER LEN, &lAvailBytes);
    spcm dwGetParam i32 (hDrv, SPC TS AVAIL USER POS, &lBytePos);
    if (lAvailBvtes > 0)
        printf ("We now have %d new bytes available\n", lAvailBytes);
printf ("The available data starts at position %d\n", lBytesPos);
          we take care not to go across the end of the buffer
        if ((lBytePos + lAvailBytes) >= lBufSizeInBytes)
            lAvailBytes = lBufSizeInBytes - lBytePos;
        // our do function get's a pointer to the start of the available data section and the length
        vProcessTimestamps (&pcData[lBytesPos], lAvailBytes);
        // the buffer section is now immediately set available for the card
        spcm dwSetParam i32 (hDrv, SPC TS AVAIL CARD LEN, lAvailBytes);
while (!dwError); // we loop forever if no error occurs
```

Comparison of DMA and polling commands

This chapter shows you how small the difference in programming is between the DMA and the polling mode:

	DMA mode	Polling mode
Define the buffer	spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR);	spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR);
Start the transfer	spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_STARTDMA)	spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_POLL)
Wait for data	spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_WAITDMA)	not in polling mode
Available bytes?	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);
Min available bytes	programmed notify size	4 bytes
Current position?	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);
Free buffer for card	spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lBytes);	spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lBytes);

Data format

Each timestamp is 56 bit long and internally mapped to 64 bit (8 bytes). The counter value contains the number of clocks that have been recorded with the currently used sampling rate since the last counter-reset has been done. The matching time can easily be calculated as described in the general information section at the beginning of this chapter.

The values the counter is counting and that are stored in the timestamp FIFO represent the moments the trigger event occures internally. Compared to the real external trigger event, these values are delayed. This delay is fix and therefore can be ignored, as it will be identically for all recordings with the same setup.

Standard data format

When internally mapping the timestamp from 56 bit to a 64 bit value the leading 8 bits are filled up with zeros (as a sign extension for positive values), to have the stamps ready for calculations as a unsigned 64 bit wide integer value.

Timestamp Mode	8 th byte	7 th byte 6 th byte 5		5 th byte	4 th byte	3 rd byte	2 nd byte	1 st byte			
Standard/StartReset	Oh	56 bit wide Times	ó bit wide Timestamp								
Refclock mode	Oh	24 bit wide Refclo	24 bit wide Refclock edge counter (seconds counter) 32bit wide sample counter								

Extended BaseXIO data format

Sometimes it is usefull to store the level of additional external static signals together with a recording, such as e.g. control inputs of an external input multiplexer or settings of an external. When programming a special flag the upper byte of every 64 bit timestamp value is not (as in standard data mode) filled up with leading zeros, but with the values of the BaseXIO digital inputs. The following table shows the resulting 64 bit timestamps.

Timestamp Mode	8 th byte	7 th byte 6 th byte 5		5 th byte	4 th byte	3 rd byte	2 nd byte	1 st byte			
Standard / StartReset	XIO7XIO0	56 bit wide Times	6 bit wide Timestamp								
Refclock mode	XIO7XIO0	24 bit wide Refclo	24 bit wide Refclock edge counter (seconds counter) 32bit wide sample counter								



This special sampling option requires the option BaseXIO to be installed. All enhanced timestamps are not longer integer 64 values. Before using these stamps for calculations (such as difference between two stamps) one has to mask out the leading byte of the stamps first.

Selecting the timestamp data format

The selection between the different data format for the timestamps is done with a flag that is written to the timestamp command register. As this register is organized as a bitfield, the data format selection is available for all possible timestamp modes.

Register Value		Direction	Description	
SPC_TIM	SPC_TIMESTAMP_CMD 47100		r/w	
	SPC_TSXIOACQ_ENABLE	4096	Enables the trig	gger synchronous acquisition of the BaseXIO inputs with every stored timestamp in the upper byte.
	SPC_TSXIOACQ_DISABLE	0	The timestamp	is filled up with leading zeros as a sign extension for positive values.


Combination of Memory Segmentation Options with Timestamps


This topic should give you a brief overview how the timestamp option interacts with the options Multiple Recording, Gated Sampling and ABA mode for which the timestamps option has been made.

Multiple Recording and Timestamps

Multiple Recording is well matching with the timestamp option. If timestamp recording is activated each trigger event and therefore each Multiple Recording segment will get timestamped as shown in the drawing on the right.

Please keep in mind that the trigger events are timestamped, not the beginning of the acquisition. The first sample that is available is at the time position of [Timestamp - Pretrigger].





The following example shows the setup of the Multiple Recording mode together with activated timestamps recording and a short display of the acquired timestamps. The example doesn't care for the acquired data itself and doesn't check for error:

```
// setup of the Multiple Recording mode
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_MULTI); // Enables Standard Multiple Recording spcm_dwSetParam_i64 (hDrv, SPC_SEGMENTSIZE, 1024); // Segment size is 1 kSample, Posttrigg spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 768); // samples and pretrigger therefore 256
                                                                            // Segment size is 1 kSample, Posttrigger is 768
                                                                            // samples and pretrigger therefore 256 samples.
spcm dwSetParam i64 (hDrv, SPC MEMSIZE,
                                                                            // 4 kSamples in total acquired -> 4 segments
// setup the Timestamp mode and make a reset of the timestamp counter
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_INTERNAL); spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_RESET);
   now we define a buffer for timestamp data and start acquistion, each timestamp is 64 bit = 8 bytes
int64* pllStamps = (int64*) pvAllocMemPageAligned (8 * 4);
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 0, (void*) pllStamps, 0, 4 * 8);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_EXTRA_STARTDMA);
// we wait for the end timestamps transfer which will be received if all segments have been recorded
spcm dwSetParam i32 (hDrv, SPC M2CMD, M2CMD EXTRA WAITDMA);
// as we now have the timestamps we just print them and calculate the time in milli seconds
int64 llSamplerate;
double dTime_ms;
int32 10ver;
spcm_dwGetParam_i64 (hDrv, SPC_SAMPLERATE, &llSamplerate);
spcm dwGetParam i32 (hDrv, SPC OVERSAMPLINGFACTOR, &10ver);
for (int i = 0; i < 4; i++)
     dTime ms = 1000.0 * pllStamps[i] / llSamplerate / lOver);
    printf ("#%d: %I64d samples = %.3f ms\n", i, pllStamps[i], dTime ms);
```

Gate-End Alignment


Due to the structure of the on-board memory, the length of a gate will be rounded up until the next card specific alignment:

	M2i +	M2i-exp	M4i -	M2p	
Active Channels	8bit 12/14/16 bit		8bit	14/16 bit	16bit
1 channel	4 Samples	2 Samples	32 Samples	16 Samples	8 Samples
2 channels	2 Samples	1 Samples	16 Samples	8 Samples	4 Samples
4 channels	1 Sample	1 Samples	8 Samples	4 Samples	2 Samples
8 channels		1 Samples			1 Samples
16 channels	_	1 Samples	_	_	

So in case of a M4i.22xx card with 8bit samples and one active channel, the gate-end can only stop at 32Sample boundaries, so that up to 31 more samples can be recorded until the post-trigger starts. The timestamps themselves are not affected by this alignment.

Gated Sampling and Timestamps

Gated Sampling and the timestamp mode fit very good together. If timestamp recording is activated each gate will get timestamped as shown in the drawing on the right. Both, beginning and end of the gate interval, are timestamped. Each gate segment will therefore produce two timestamps (Timestamp1 and Timestamp2) showing start of the gate interval and end of the gate interval. By taking both timestamps into account one can read out the time position of each gate as well as the length in samples. There is no other way to examine the length of each gate segment than reading out the timestamps.



Please keep in mind that the gate signals are timestamped, not the beginning and end of the acquisition. The first sample that is available is at the time position of [Timestamp1 - Pretrigger]. The length of the gate segment is [Timestamp2 - Timestamp1 + Alignment + Pretrigger + Posttrigger]. The last sample of the gate segment is at the position [Timestamp2 + Alignment + Posttrigger]. When using the standard gate mode the end of recording is defined by the expiring memsize counter. In standard gate mode there will be an additional timestamp for the last gate segment, when the maximum memsize is reached!

The programming details of the timestamp mode are explained in an extra chapter.

The following example shows the setup of the Gated Sampling mode together with activated timestamps recording and a short display of the the acquired timestamps. The example doesn't care for the acquired data itself and doesn't check for error:


```
// setup of the Gated Sampling mode
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_GATE);
                                                                                   // Enables Standard Gated Sampling
                                                                                  // 32 samples to acquire before gate start
// 32 samples to acquire before gate end
spcm_dwSetParam_i64 (hDrv, SPC_PRETRIGGER,
                                                                32);
                                                                32);
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER,
spcm dwSetParam i64 (hDrv, SPC MEMSIZE,
                                                             4096);
                                                                                  // 4 kSamples in total acquired
// setup the Timestamp mode and make a reset of the timestamp counter
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_INTERNAL); spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TS_RESET);
// now we define a buffer for timestamp data and start acquistion, each timestamp is 64 bit = 8 bytes
// now we don't know the number of gate intervals we define the buffer quite large int64* pllStamps = (int64*) pvAllocMemPageAligned (8 * 1000); spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 0, (void*) pllStamps, 0, 1000 * 8); spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_EXTRA_STARTDMA);
// we wait for the end of timestamps transfer and read out the number of timestamps that have been acquired
int32 lAvailTimestampBytes;
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_WAITDMA);
spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lAvailTimestampBytes);
// as we now have the timestamps we just print them and calculate the time in milli seconds
int32 lSamplerate, lOver, i;
spcm_dwGetParam_i32 (hDrv, SPC_SAMPLERATE, &lSamplerate);
spcm_dwGetParam_i32 (hDrv, SPC_OVERSAMPLINGFACTOR, &lover);
// each 1st timestamp is the starting position of the gate segment, each 2nd the end position
     (i = 0; (i < (lAvailTimestampBytes / 8)) && (i < 1000); i++)
        ((i % 2) == 0)
          printf ("#%d: %I64d samples = %.3f ms", i, pllStamps[i], 1000.0 * pllStamps[i] / lSamplerate / lOver);
          printf ("(Len = \$164d \text{ samples})\n", (pllStamps[i] - pllStamps[i - 1] + 64));
```

ABA Mode and Timestamps

The ABA mode is well matching with the timestamp option. If timestamp recording is activated, each trigger event and therefore each B time base segment will get time tamped as shown in the drawing on the right.

Please keep in mind that the trigger events - located in the B area - are time tamped, not the beginning of the acquisition. The first B sample that is available is at the time position of [Timestamp - Pretrigger].

The first A area sample is related to the card start and therefore in a fixed but various settings dependent relation to the timestamped B sample. To bring exact relation between the first A area sample (and therefore all area A samples) and the B area samples it is possible to let the card stamp



the first A area sample automatically after the card start. The following table shows the register to enable this mode:

Register	Register Value		Direction	Description			
SPC_TIMI	SPC_TIMESTAMP_CMD 47000		read/write	Programs a timestamp setup including mode and additional features			
	SPC_TSFEAT_MASK F0000h		Mask for the fe	ask for the feature relating bits of the SPC_TIMESTAMP_CMD bitmask.			
	SPC_TSFEAT_STORE1STABA 10000h		Enables storag related timesta	e of one additional timestamp for the first A area sample (B time base related) in addition to the trigger mps.			
	SPC_TSFEAT_NONE 0h		No additional timestamp is created. The total number of stamps is only trigger related.				

This mode is compatible with all existing timestamp modes. Please keep in mind that the timestamp counter is running with the B area time-base.

```
// normal timestamp setup (e.g. setting timestamp mode to standard using internal clocking)
uint32 dwTimestampMode = (SPC_TSMODE_STANDARD | SPC_TSMODE_DISABLE);

// additionally enable index of the first A area sample
dwTimestampMode |= SPC_TSFEAT_STOREISTABA;

spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, dwTimestampMode);
```

The programming details of the ABA mode and timestamp modes are each explained in an dedicated chapter in this manual.



Using the cards in ABA mode with the timestamp feature to stamp the first A are sample requires the following driver and firmware version depending on your card:

M2i: driver version V2.06 (or newer) and firmware version V16 (or newer) M3i: driver version V2.06 (or newer) and firmware version V6 (or newer)

Please update your system to the newest versions to run this mode.


ABA mode (dual timebase)

General information

ABA mode (dual timebase)

General information

The ABA mode allows the acquisition of data with a dual timebase. In case of trigger event the inputs are sampled very fast with the programmed sampling rate. This part is similar to the Multiple Recording mode. But instead of having no data in between the segments one has the opportunity to continuously sample the inputs with a slower sampling rate the whole time. Combining this with the recording of the timestamps gives you a complete acquisition with a dual timebase as shown in the drawing.



As seen in the drawing the area around the trigger event is sampled between pretrigger and posttrigger with full sampling speed (area B of the acquisition). Outside of this area B the input is sampled with the slower ABA clock (area A of the acquisition). As changing sampling clock on the fly is not possible there is no real change in the sampling speed but area A runs continuously with a slow sampling speed without stopping when the fast sampling takes place. As a result one gets a continuous slow sampled acquisition (area A) with some fast sampled parts (area B)

The ABA mode is available for standard recording as well as for FIFO recording. In case of FIFO recording ABA and the acquisition of the fast sampled segments will run continuously until it is stopped by the user.

A second possible application for the ABA mode is the use of the ABA data for slow monitoring of the inputs while waiting for an acquisition. In that case one wouldn't record the timestamps but simply monitor the current values by acquiring ABA data.

The ABA mode needs a second clock base. As explained above the acquisition is not changing the sampling clock but runs the slower acquisition with a divided clock. The ABA memory setup including the divider value can be programmed with the following registers:

Register	Value	Direction	Description
SPC_SEGMENTSIZE	10010	read/write	Size of one B segment: the total number of samples to be recorded/replayed per channel after detection of one trigger event including the time recorded before the trigger (pre trigger).
SPC_POSTTRIGGER	10030	read/write	Defines the number of samples to be recorded per channel after each trigger event.
SPC_ABADIVIDER	10040	read/write	Programs the divider which is used to sample slow ABA data between 8 and 524280 in steps of 8

The resulting ABA clock is then calculated by sampling rate $\/$ ABA divider.

Each segment can consist of pretrigger and/or posttrigger samples. The user always has to set the total segment size and the posttrigger, while the pretrigger is calculated within the driver with the formula: [pretrigger] = [segment size] - [posttrigger].

When using ABA mode or Multiple Recording the maximum pretrigger is limited depending on the number of active channels. When the calculated value exceeds that limit, the driver will return the error ERR PRETRIGGERLEN.



Standard Mode

With every detected trigger event one data block is filled with data. The length of one ABA segment is set by the value of the segmentsize register. The total amount of samples to be recorded is defined by the memsize register.

Memsize must be set to a a multiple of the segment size. The table below shows the register for enabling standard ABA mode. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter earlier in this manual.

Register	Value	Direction	Description
SPC_CARDMODE	9500	read/write	Defines the used operating mode

SPC_REC_STD_ABA	Data acquisition to on-board memory for multiple trigger events. While the multiple trigger events are stored with programmed sampling rate the inputs are sampled continuously with a slower sampling speed. The mode is described in
	a special chapter about ABA mode.

The total number of samples to be recorded to the on-board memory in standard mode is defined by the SPC_MEMSIZE register.

Register	Value	Direction	Description
SPC_MEMSIZE	10000	read/write	Defines the total number of samples to be recorded per channel.

FIFO Mode

The ABA FIFO Mode is similar to the Multiple Recording FIFO mode. In contrast to the standard mode it is not necessary to program the number of samples to be recorded. The acquisition will run until being stopped by the user. The data is read block by block by the driver as described under Single FIFO mode example earlier in this manual. These blocks are online available for further data processing by the user program. This mode significantly reduces the average data transfer rate on the PCI bus. This enables you to use faster sample rates then you would be able to in FIFO mode without ABA.

Register Value		Direction	Description			
SPC_CARDMODE 9500		read/write	Defines the used operating mode			
	SPC_REC_FIFO_ABA	80h	Continuous data acquisition for multiple trigger events together with continuous data acquisition with a slow pling clock.			

The number of segments to be recorded must be set separately with the register shown in the following table:

Registe	Register Value		Direction	Description
SPC_LO	SPC_LOOPS 10020		read/write	Defines the number of segments to be recorded
	0		Recording will	run infinitely until being stopped by the user.
	1 [4G - 1]			al segments to be recorded.

Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind that each sample needs 2 bytes of memory to be stored. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table was done for a standard memory size of 32 MSamples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory

Activated	Used		Memory size	•		Pre trigger			Post trigger			Segment size			Loops	I
Channels	Mode	S	PC_MEMSIZ	Έ	SP	C_PRETRIGO	SER	SPC_POSTTRIGGER		SPC_SEGMENTSIZE			SPC_LOOPS			
		Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step
1 channel	Standard Single	8	Mem	4	defin	defined by post trigger		4	8G - 4	4		not used			not used	
	Standard Multi/ABA	8	Mem	4	4	8k - 16	4	4	Mem/2-4	4	8	Mem/2	4		not used	
	Standard Gate	8	Mem	4	4	8k - 16	4	4	Mem-4	4		not used			not used	
	FIFO Single		not used		4	8k - 16	4		not used		8	8G - 4	4	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		4	8k - 16	4	4	8G - 4	4	8	Mem/2	4	0 (∞)	4G - 1	1
	FIFO Gate		not used		4	8k - 16	4	4	8G - 4	4		not used		0 (∞)	4G - 1	1
2 channels	Standard Single	8	Mem/2	4	defin	ed by post t	rigger	4	8G - 4	4		not used			not used	
	Standard Multi/ABA	8	Mem/2	4	4	4k - 8	4	4	Mem/4-4	4	8	Mem/4	4		not used	
	Standard Gate	8	Mem/2	4	4	4 4k - 8 4 4		4	Mem/2-4	4	not used			not used		
	FIFO Single		not used		4	4k - 8	4	not used		8	8G - 4	4	0 (∞)	4G - 1	1	
	FIFO Multi/ABA		not used		4	4k - 8	4	4	8G - 4	4	8	Mem/4	4	0 (∞)	4G - 1	1
	FIFO Gate		not used		4	4k - 8	4	4	8G - 4	4		not used		0 (∞)	4G - 1	1
4 channels	Standard Single	8	Mem/4	4	defin	ed by post t	rigger	4	8G - 4	4	not used		not used			
	Standard Multi/ABA	8	Mem/4	4	4	2k - 4	4	4	Mem/8-4	4	8	Mem/8	4		not used	
	Standard Gate	8	Mem/4	4	4	2k - 4	4	4	Mem/4-4	4		not used		not used		
	FIFO Single		not used		4	2k - 4	4		not used		8	8G - 4	4	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		4	2k - 4	4	4	8G - 4	4	8	Mem/8	4	0 (∞)	4G - 1	1
	FIFO Gate		not used		4	2k - 4	4	4	8G - 4	4		not used		0 (∞)	4G - 1	1
8 channels	Standard Single	8	Mem/8	4	defin	ed by post t	rigger	4	8G - 4	4		not used			not used	
	Standard Multi/ABA	8	Mem/8	4	4	1k - 4	4	4	Mem/16-4	4	8	Mem/16-4	4		not used	
	Standard Gate	8	Mem/8	4	4	1k - 4	4	4	Mem/8-4	4		not used			not used	
	FIFO Single		not used		4	4 1k-4 4			not used		8	8G - 4	4	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		4	1k - 4	4	4	8G - 4	4	8	Mem/16-4	4	0 (∞)	4G - 1	1
	FIFO Gate		not used		4	1k - 4	4	4	8G - 4	4		not used		0 (∞)	4G - 1	1

All figures listed here are given in samples. An entry of [8k - 16] means [8 kSamples - 16] = [8192 - 16] = 8176 samples.

ABA mode (dual timebase)

Reading out ABA data

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

	Ī	Installed Memory								
	32 MSample	64 MSample	128 MSample	256 MSample	512 MSample	1 GSample	2 GSample			
Mem	32 MSample	64 MSample	128 MSample	256 MSample	512 MSample	1 GSample	2 GSample			
Mem / 2	16 MSample	32 MSample	64 MSample	128 MSample	256 MSample	512 MSample	1 GSample			
Mem / 4	8 MSample	16 MSample	32 MSample	64 MSample	128 MSample	256 MSample	512 MSample			
Mem / 8	4 MSample	8 MSample	16 MSample	32 MSample	64 MSample	128 MSample	256 MSample			
Mem / 16	2 MSample	4 MSample	8 MSample	16 MSample	32 MSample	64 MSample	128 MSample			

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values is programmed depends on the used mode. Please read the detailed documentation of the mode.

Example for setting ABA mode:

The following example will program the standard ABA mode, will set the fast sampling rate to 100 MHz and acquire 2k segments with 1k pretrigger and 1k posttrigger on every rising edge of the trigger input. Meanwhile the inputs are sampled continuously with the ABA mode with a ABA divider set to 5000 resulting in a slow sampling clock for the A area of 100 MHz / 5000 = 20 kHz:

```
// setting the fast sampling clock as internal 100 MHz
spcm_dwSetParam_i32 (hDrv, SPC_CLOCKMODE, SPC_CM_INTPLL);
spcm_dwSetParam_i64 (hDrv, SPC_SAMPLERATE, 100000000);

// enable the ABA mode and set the ABA divider to 5000 -> 100 MHz / 5000 = 20 kHz
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_ABA);
spcm_dwSetParam_i32 (hDrv, SPC_ABADIVIDER, 5000);

// define the segmentsize, pre and posttrigger and the total amount of data to acquire
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, 16384);
spcm_dwSetParam_i64 (hDrv, SPC_SEGMENTSIZE, 2048);
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 1024);


// set the trigger mode to external with positive edge
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXTO);
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXTO_MODE, SPC_TM_POS);
```

Reading out ABA data

<u>General</u>

The slow "A" data is stored in an extra FIFO that is located in hardware on the card. This extra FIFO can read out slow "A" data using DMA transfer similar to the DMA transfer of the main sample data DMA transfer. The card has two completely independent busmaster DMA engines in hardware allowing the simultaneous transfer of both "A" and sample data. The sample data itself is read out as explained before using the standard DMA routine.

As seen in the picture the extra FIFO is holding ABA and timestamp data as the same time. Nevertheless it is not necessary to care for the shared FIFO as the extra FIFO data is splitted inside the driver in the both data parts.



The only part that is similar for both kinds of data transfer is the handling of the DMA engine. This is similar to the main sample data transfer engine. Therefore additional information can be found in the chapter explaining the main data transfer.

Reading out ABA data ABA mode (dual timebase)

Commands and Status information for extra transfer buffers.

As explained above the data transfer is performed with the same command and status registers like the card control and sample data transfer. It is possible to send commands for card control, data transfer and extra FIFO data transfer at the same time

Registe	Register Value		Direction	Description
SPC_M2	SPC_M2CMD		write only Executes a command for the card or data transfer	
	M2CMD_EXTRA_STARTDMA	100000h	Starts the DMA transfer for an already defined buffer.	
	M2CMD_EXTRA_WAITDMA	200000h	Waits until the data transfer has ended or until at least the amount of bytes defined by notify size are available. The wait function also takes the timeout parameter into account.	
	M2CMD_EXTRA_STOPDMA	400000h	Stops a running DMA transfer. Data is invalid afterwards.	
	M2CMD_EXTRA_POLL	800000h	Polls data without using DMA. As DMA has some overhead and has been implemented for fast data transfer of amounts of data it is in some cases more simple to poll for available data. Please see the detailed examples for mode. It is not possible to mix DMA and polling mode.	

The extra FIFO data transfer can generate one of the following status information:.

Register	r	Value	Direction	Description
SPC_M2	STATUS	110	read only	Reads out the current status information
	M2STAT_EXTRA_BLOCKREADY	1000h	The next data block as defined in the notify size is available. It is at least the amount of data available but it also cobe more data.	
•	M2STAT_EXTRA_END	2000h	The data transfer has completed. This status information will only occur if the notify size is set to zero.	
•	M2STAT_EXTRA_OVERRUN	4000h	The data transfer had on overrun (acquisition) or underrun (replay) while doing FIFO transfer.	
•	M2STAT_EXTRA_ERROR	8000h	An internal error occurred while doing data transfer.	

Data Transfer using DMA

Data transfer consists of two parts: the buffer definition and the commands/status information that controls the transfer itself. Extra data transfer shares the command and status register with the card control, data transfer commands and status information.

The DMA based data transfer mode is activated as soon as the M2CMD_EXTRA_STARTDMA is given. Please see next chapter to see how the polling mode works.

Definition of the transfer buffer

Before any data transfer can start it is necessary to define the transfer buffer with all its details. The definition of the buffer is done with the spcm_dwDefTransfer function as explained in an earlier chapter. The following example will show the definition of a transfer buffer for timestamp data, definition for ABA data is similar:

```
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_CARDTOPC, 0, pvBuffer, 0, lLenOfBufferInBytes);
```

In this example the notify size is set to zero, meaning that we don't want to be notified until all extra data has been transferred. Please have a look at the sample data transfer in an earlier chapter to see more details on the notify size.

Please note that extra data transfer is only possible from card to PC and there's no programmable offset available for this transfer.

Buffer handling

A data buffer handshake is implemented in the driver which allows to run the card in different data transfer modes. The software transfer buffer is handled as one large buffer for each kind of data (timestamp and ABA) which is on the one side controlled by the driver and filled automatically by busmaster DMA from the hardware extra FIFO buffer and on the other hand it is handled by the user who set's parts of this software buffer available for the driver for further transfer. The handshake is fulfilled with the following 3 software registers:

Register	Value	Direction	Description
SPC_ABA_AVAIL_USER_LEN	210	read	This register contains the currently available number of bytes that are filled with newly transferred slow ABA data. The user can now use this ABA data for own purposes, copy it, write it to disk or start calculations with this data.
SPC_ABA_AVAIL_USER_POS	211	read	The register holds the current byte index position where the available ABA bytes start. The register is just intended to help you and to avoid own position calculation
SPC_ABA_AVAIL_CARD_LEN	212	write	After finishing the job with the new available ABA data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.
SPC_TS_AVAIL_USER_LEN	220	read	This register contains the currently available number of bytes that are filled with newly transferred timestamp data. The user can now use these timestamps for own purposes, copy it, write it to disk or start calculations with the timestamps.
SPC_TS_AVAIL_USER_POS	221	read	The register holds the current byte index position where the available timestamp bytes start. The register is just intended to help you and to avoid own position calculation
SPC_TS_AVAIL_CARD_LEN	222	write	After finishing the job with the new available timestamp data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.

Directly after start of transfer the SPC_XXX_AVAIL_USER_LEN is every time zero as no data is available for the user and the SPC_XXX_AVAIL_CARD_LEN is every time identical to the length of the defined buffer as the complete buffer is available for the card for transfer.

ABA mode (dual timebase)

Reading out ABA data

The counter that is holding the user buffer available bytes (SPC_XXX_AVAIL_USER_LEN) is sticking to the defined notify size at the DefTransfer call. Even when less bytes already have been transferred you won't get notice of it if the notify size is programmed to a higher value.



Remarks

- The transfer between hardware FIFO buffer and application buffer is done with scatter-gather DMA using a busmaster DMA controller located on the card. Even if the PC is busy with other jobs data is still transferred until the application buffer is completely used.
- As shown in the drawing above the DMA control will announce new data to the application by sending an event. Waiting for an event is done internally inside the driver if the application calls one of the wait functions. Waiting for an event does not consume any CPU time and is therefore highly requested if other threads do lot of calculation work. However it is not necessary to use the wait functions and one can simply request the current status whenever the program has time to do so. When using this polling mode the announced available bytes still stick to the defined notify size!
- If the on-board FIFO buffer has an overrun data transfer is stopped immediately.

Buffer handling example for DMA timestamp transfer (ABA transfer is similar, just using other registers)

```
int8* pcData = (int8*) pvAllocMemPageAligned (lBufSizeInBytes);
// we now define the transfer buffer with the minimum notify size of one page = 4 kByte
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 4096, (void*) pcData, 0, lBufSizeInBytes);
    // we wait for the next data to be available. After this call we get at least 4k of data to proceed
   dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_STARTDMA | M2CMD_EXTRA_WAITDMA);
    if (!dwError)
        // if there was no error we can proceed and read out the current amount of available data
        spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lAvailBytes);
spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_POS, &lBytePos);
        printf ("We now have %d new bytes available\n", lAvailBytes);
        printf ("The available data starts at position %d\n", lBytesPos);
           we take care not to go across the end of the buffer
        if ((lBytePos + lAvailBytes) >= lBufSizeInBytes)
            lAvailBytes = lBufSizeInBytes - lBytePos;
        // our do function get's a pointer to the start of the available data section and the length
        vProcessTimestamps (&pcData[lBytesPos], lAvailBytes);
        // the buffer section is now immediately set available for the card
        spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lAvailBytes);
while (!dwError); // we loop forever if no error occurs
```

The extra FIFO has a quite small size compared to the main data buffer. As the transfer is done initiated by the hardware using busmaster DMA this is not critical as long as the application data buffers are large enough and as long as the extra transfer is started BEFORE starting the card.



Data Transfer using Polling

When using M2i cards the Polling mode needs driver version V1.25 and firmware version V11 to run. Please update your system to the newest versions to run this mode. Polling mode for M3i cards is included starting with the first delivered card version.



147

If the extra data is quite slow and the delay caused by the notify size on DMA transfers is inacceptable for your application it is possible to use the polling mode. Please be aware that the polling mode uses CPU processing power to get the data and that there might be an overrun if your CPU is otherwise busy. You should only use polling mode in special cases and if the amount of data to transfer is not too high.

Most of the functionality is similar to the DMA based transfer mode as explained above.

The polling data transfer mode is activated as soon as the M2CMD_EXTRA_POLL is executed.

<u>Definition of the transfer buffer</u>

is similar to the above explained DMA buffer transfer. The value "notify size" is ignored and should be set to 4k (4096).

Buffer handling

The buffer handling is also similar to the DMA transfer. As soon as one of the registers SPC_TS_AVAIL_USER_LEN or SPC_ABA_AVAIL_USER_LEN is read the driver will read out all available data from the hardware and will return the number of bytes that has been read. In minimum this will be one DWORD = 4 bytes.

Reading out ABA data ABA mode (dual timebase)

Buffer handling example for polling timestamp transfer (ABA transfer is similar, just using other registers)

Comparison of DMA and polling commands

This chapter shows you how small the difference in programming is between the DMA and the polling mode:

	DMA mode	Polling mode
Define the buffer	spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR);	spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR);
Start the transfer	spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_STARTDMA)	spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_POLL)
Wait for data	spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_WAITDMA)	not in polling mode
Available bytes?	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);
Min available bytes	programmed notify size	4 bytes
Current position?	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);
Free buffer for card	spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lBytes);	spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lBytes);

Option Star-Hub Star-Hub introduction

Option Star-Hub

Star-Hub introduction

The purpose of the Star-Hub is to extend the number of channels available for acquisition or generation by interconnecting multiple cards and running them simultaneously. It is even possible to interconnect multiple systems using the system Star-Hubs described further below.

This board acts as I

the trigger master in

The Star-Hub option allows to synchronize several cards of the M2i series that are mounted within one host system (PC). Two different versions are available: a small version with 5 connectors (option SH5) for synchronizing up to five cards and a big version with 16 connectors (option SH16) for synchronizing up to 16 cards.

Both versions are implemented as a piggy back module that is mounted to one of the cards. For details on how to install several cards including the one carrying the Star-Hub module, please refer to the section on hardware installation.

Either which of the two available Star-Hub options is used, there will be no phase delay between the sampling clocks of the synchronized cards and either no delay between

2 Acts as clock master

n Slave

the trigger events, if all synchronized cards run with the same sampling rate. Any one of the synchronized cards can be used as a clock master and besides any card can be part of the trigger generation.

When accessing a digitizerNETBOX multiple digitizer modules are internally synchronized using a Star-Hub also. Synchronization of the cards and accessing the Star-Hub is done in the very exact way like a Star-Hub that is installed on a plug-in card.


Star-Hub trigger engine

The trigger bus between an M2i card and the Star-Hub option consists of three lines. Two of them send the trigger information from the card's trigger engine to the Star-Hub and one line receives the resulting trigger from the Star-Hub.

While the returned trigger is identical for all synchronized cards, the sent out trigger of every single card depends on their trigger settings.

Two lines are used to send the trigger from the card to the Star-Hub to provide the possibility to use the same OR/AND conjunctions for the resulting synchronization

trigger like on a card that runs on its own.



By this separation all OR masks of all synchronized cards are therefore extended to one big OR mask, while all AND masks of the synchronized cards are extended to one overall AND mask. This allows to combine the various trigger sources of all synchronized cards with AND and OR conditions and so to create highly complex trigger conditions that will certainly suit your application's needs.

For details on the card's trigger engine and the usage of the OR/AND trigger masks please refer to the relating section of this manual.

As an option it is also possible to synchronize multiple host systems each containing one Star-Hub module. These system slaves then will simply listen on the trigger line from the system master and distribute it to the connected cards. As this multi-system synchronization comes with some limits on certain settings and also needs some special attention on synchronizing the application software as well, it is therefore described in a separate section later in this manual.


Software Interface Option Star-Hub

Star-Hub clock engine

One of the cards can be the clock master for the complete system. This can be any card of the system even one card that does not contain the Star-Hub. As shown in the drawing on the right the clock master can use any of its clock sources to be broadcasted to all other cards.

All cards including the clock master itself receive the distributed clock with equal phase information. This makes sure that there is no phase delay between the cards running with the same speed.

Each slave card can use an additional divider on the received Star-Hub clock. This allows to synchronize fast and slow cards in one system.



Software Interface

The software interface is similar to the card software interface that is explained earlier in this manual. The same functions and some of the registers are used with the Star-Hub. The Star-Hub is accessed using its own handle which has some extra commands for synchronization setup. All card functions are programmed directly on card as before. There are only a few commands that need to be programmed directly to the Star-Hub for synchronization.

The software interface as well as the hardware supports multiple Star-Hubs in one system. Each set of cards connected by a Star-Hub then runs totally independent. It is also possible to mix cards that are connected with the Star-Hub with other cards that run independent in one system.

Star-Hub Initialization

The interconnection between the Star-Hubs is probed at driver load time and does not need to be programmed separately. Instead the cards can be accessed using a logical index. This card index is only based on the ordering of the cards in the system and is not influenced by the current cabling. It is even possible to change the cable connections between two system starts without changing the logical card order that is used for Star-Hub programming.



The Star-Hub initialization must be done AFTER initialization of all cards in the system. Otherwise the interconnection won't be received properly.

The Star-Hubs are accessed using a special device name "sync" followed by the index of the star-hub to access. The Star-Hub is handled completely like a physical card allowing all functions based on the handle like the card itself.

Example with 4 cards and one Star-Hub (no error checking to keep example simple)

Example for a digitizerNETBOX with two internal digitizer/generator modules, This example is also suitable for accessing a remote server

Option Star-Hub Software Interface

with two cards installed:

When opening the Star-Hub the cable interconnection is checked. The Star-Hub may return an error if it sees internal cabling problems or if the connection between Star-Hub and the card that holds the Star-Hub is broken. It can't identify broken connections between Star-Hub and other cards as it doesn't know that there has to be a connection.

The synchronization setup is done using bit masks where one bit stands for one recognized card. All cards that are connected with a Star-Hub are internally numbered beginning with 0. The number of connected cards as well as the connections of the star-hub can be read out after initialization. For each card that is connected to the star-hub one can read the index of that card:

Register	Value	Direction	Description
SPC_SYNC_READ_NUMCONNECTORS	48991	read	Number of connectors that the Star-Hub offers at max. (available with driver V5.6 or newer)
SPC_SYNC_READ_SYNCCOUNT	48990	read	Number of cards that are connected to this Star-Hub
SPC_SYNC_READ_CARDIDX0	49000	read	Index of card that is connected to star-hub logical index 0 (mask 0x0001)
SPC_SYNC_READ_CARDIDX1	49001	read	Index of card that is connected to star-hub logical index 1 (mask 0x0002)
		read	
SPC_SYNC_READ_CARDIDX7	49007	read	Index of card that is connected to star-hub logical index 7 (mask 0x0080)
SPC_SYNC_READ_CARDIDX8	49008	read	M2i only: Index of card that is connected to star-hub logical index 8 (mask 0x0100)
		read	
SPC_SYNC_READ_CARDIDX15	49015	read	M2i only: Index of card that is connected to star-hub logical index 15 (mask 0x8000)
SPC_SYNC_READ_CABLECON0		read	Returns the index of the cable connection that is used for the logical connection 0. The cable connections can be seen printed on the PCB of the star-hub. Use these cable connection information in case that there are hardware failures with the star-hub cabeling.
	49100	read	
SPC_SYNC_READ_CABLECON15	49115	read	Returns the index of the cable connection that is used for the logical connection 15.

In standard systems where all cards are connected to one star-hub reading the star-hub logical index will simply return the index of the card again. This results in bit 0 of star-hub mask being 1 when doing the setup for card 0, bit 1 in star-hub mask being 1 when setting up card 1 and so on. On such systems it is sufficient to read out the SPC_SYNC_READ_SYNCCOUNT register to check whether the star-hub has found the expected number of cards to be connected.

```
spcm_dwGetParam_i32 (hSync, SPC_SYNC_READ_SYNCCOUNT, &lSyncCount);
for (i = 0; i < lSyncCount; i++)
{
    spcm_dwGetParam_i32 (hSync, SPC_SYNC_READ_CARDIDXO + i, &lCardIdx);
    printf ("star-hub logical index %d is connected with card %d\n", i, lCardIdx);
}</pre>
```

In case of 4 cards in one system and all are connected with the star-hub this program excerpt will return:

```
star-hub logical index 0 is connected with card 0 star-hub logical index 1 is connected with card 1 star-hub logical index 2 is connected with card 2 star-hub logical index 3 is connected with card 3
```

Let's see a more complex example with two Star-Hubs and one independent card in one system. Star-Hub A connects card 2, card 4 and card 5. Star-Hub B connects card 0 and card 3. Card 1 is running completely independent and is not synchronized at all:

card	Star-Hub connection	card handle	star-hub handle	card index in star-hub	mask for this card in star-hub
card 0		/dev/spcm0		O (of star-hub B)	0x0001
card 1		/dev/spcm1			-
card 2	star-hub A	/dev/spcm2	sync0	0 (of star-hub A)	0x0001
card 3	star-hub B	/dev/spcm3	sync1	1 (of star-hub B)	0x0002
card 4		/dev/spcm4		1 (of star-hub A)	0x0002
card 5		/dev/spcm5		2 (of star-hub A)	0x0004

Software Interface Option Star-Hub

Now the program has to check both star-hubs:

In case of the above mentioned cabling this program excerpt will return:

```
star-hub A logical index 0 is connected with card 2
star-hub A logical index 1 is connected with card 4
star-hub A logical index 2 is connected with card 5

star-hub B logical index 0 is connected with card 0
star-hub B logical index 1 is connected with card 3
```

For the following examples we will assume that 4 cards in one system are all connected to one star-hub to keep things easier.

Setup of Synchronization and Clock

The synchronization setup only requires two additional registers to enable the cards that are synchronized in the next run and to select a clock master for the next run.

Register	Value	Direction	Description
SPC_SYNC_ENABLEMASK	49200	read/write	Mask of all cards that are enabled for the synchronization

The enable mask is based on the logical index explained above. It is possible to just select a couple of cards for the synchronization. All other cards then will run independently. Please be sure to always enable the card on which the star-hub is located as this one is a must for the synchronization.

Register	Value	Direction	Description
SPC_SYNC_CLKMASK	49220	read/write	Mask of the card that is the clock master, only one bit is allowed to be set

One of the enabled cards must be selected to be the clock master for the complete system. If you intend to run cards with different clock speeds the clock master must have the highest clock as all other cards will derive their clock by dividing the master clock. The locally selected clock source from the clock master is routed throughout the complete synchronized system.



When using external clock please be sure that the external clock stays within all limits of all synchronized cards. Please take special care regarding the minimum and maximum frequencies as offending these may damage components on the cards!

In our example we synchronize all four cards and select card number 2 to be the clock master:

```
spcm_dwSetParam_i32 (hSync, SPC_SYNC_ENABLEMASK, 0x000F); // all 4 cards are masked
spcm_dwSetParam_i32 (hSync, SPC_SYNC_CLKMASK, 0x0004); // card 2 is selected as clock master

// set the clock master to 1 MS/s internal clock
spcm_dwSetParam_i32 (hCard[2], SPC_CLOCKMODE, SPC_CM_INTPLL);
spcm_dwSetParam_i32 (hCard[2], SPC_SAMPLERATE, MEGA(1));

// set all the slaves to run synchronously with 1 MS/s
spcm_dwSetParam_i32 (hCard[0], SPC_SAMPLERATE, MEGA(1));
spcm_dwSetParam_i32 (hCard[1], SPC_SAMPLERATE, MEGA(1));
spcm_dwSetParam_i32 (hCard[3], SPC_SAMPLERATE, MEGA(1));
```

When running the slave cards with a divided clock it is simply necessary to write the desired sampling rate to this card. The synchronization will automatically calculate the matching divider and set up all details internally:

```
// set the clock master to 1 MS/s internal clock
spcm_dwSetParam_i32 (hCard[2], SPC_CLOCKMODE, SPC_CM_INTPLL);
spcm_dwSetParam_i32 (hCard[2], SPC_SAMPLERATE, MEGA(1));

// set all the slaves to run with 100 kS/s only
spcm_dwSetParam_i32 (hCard[0], SPC_SAMPLERATE, KILO(100));
spcm_dwSetParam_i32 (hCard[1], SPC_SAMPLERATE, KILO(100));
spcm_dwSetParam_i32 (hCard[3], SPC_SAMPLERATE, KILO(100));
```

Option Star-Hub Software Interface

The slaves can only run with a sampling rate divided from the master clock using a divider up to 8190 in steps of two. Values that are not matching will be calculated to the nearest matching value on start of the synchronization.



Setup of Trigger

Setting up the trigger does not need any further steps of synchronization setup. Simply all trigger settings of all cards that have been enabled for synchronization are connected together. All trigger sources and all trigger modes can be used on synchronization as well.

Having positive edge of external trigger on card 0 to be the trigger source for the complete system needs the following setup:

```
spcm_dwSetParam_i32 (hCard[0], SPC_TRIG_ORMASK, SPC_TMASK_EXT0);
spcm_dwSetParam_i32 (hCard[0], SPC_TRIG_EXT0_MODE, SPC_TM_POS);

spcm_dwSetParam_i32 (hCard[1], SPC_TRIG_ORMASK, SPC_TM_NONE);
spcm_dwSetParam_i32 (hCard[2], SPC_TRIG_ORMASK, SPC_TM_NONE);
spcm_dwSetParam_i32 (hCard[3], SPC_TRIG_ORMASK, SPC_TM_NONE);
```

Assuming that the 4 cards are analog data acquisition cards with 4 channels each we can simply setup a synchronous system with all channels of all cards being trigger source. The following setup will show how to set up all trigger events of all channels to be OR connected. If any of the channels will now have a signal above the programmed trigger level the complete system will do an acquisition:

Trigger Delay on synchronized cards

Please note that the trigger delay setting is not used when synchronizing cards. If you need a trigger delay on synchronized systems it is necessary to program posttrigger, segmentsize and memsize to fulfill this task.



Run the synchronized cards

Running of the cards is very simple. The star-hub acts as one big card containing all synchronized cards. All card commands have to be omitted directly to the star-hub which will check the setup, do the synchronization and distribute the commands in the correct order to all synchronized cards. The same card commands can be used that are also possible for single cards:

Register	Value	Direction	Description		
SPC_M2CMD	100	write only	Executes a command for the card or data transfer		
M2CMD_CARD_RESET	1h	Performs a ho	ard and software reset of the card as explained further above		
M2CMD_CARD_WRITESETUP	2h	Writes the cui	Writes the current setup to the card without starting the hardware. This command may be useful if changing some internal settings like clock frequency and enabling outputs.		
M2CMD_CARD_START	4h	Starts the card with all selected settings. This command automatically writes all settings to the card if any of the settings has been changed since the last one was written. After card has been started none of the settings can be changed while the card is running.			
M2CMD_CARD_ENABLETRIGGER	8h	The trigger de immediately c	etection is enabled. This command can be either send together with the start command to enable trigger or in a second call after some external hardware has been started.		
M2CMD_CARD_FORCETRIGGER	10h	This command forces a trigger even if none has been detected so far. Sending this command together with the star command is similar to using the software trigger.			
M2CMD_CARD_DISABLETRIGGER	20h	The trigger detection is disabled. All further trigger events are ignored until the trigger detection is again enabled. When starting the card the trigger detection is started disabled.			
M2CMD_CARD_STOP	40h	Stops the curr	ent run of the card. If the card is not running this command has no effect.		

All other commands and settings need to be send directly to the card that it refers to.

Software Interface Option Star-Hub

This example shows the complete setup and synchronization start for our four cards:

```
spcm_dwSetParam_i32 (hSync, SPC_SYNC_ENABLEMASK, 0x000F); // all 4 cards are masked
spcm_dwSetParam_i32 (hSync, SPC_SYNC_CLKMASK, 0x0004); // card 2 is selected as clock master

// to keep it easy we set all card to the same clock and disable trigger
for (i = 0; i < 4; i++)
{
    spcm_dwSetParam_i32 (hCard[i], SPC_CLOCKMODE, SPC_CM_INTPLL);
    spcm_dwSetParam_i32 (hCard[i], SPC_SAMPLERATE, MEGA(1));
    spcm_dwSetParam_i32 (hCard[i], SPC_TRIG_ORMASK, SPC_TM_NONE);
}

// card 0 is trigger master and waits for external positive edge
spcm_dwSetParam_i32 (hCard[0], SPC_TRIG_ORMASK, SPC_TMASK_EXTO);
spcm_dwSetParam_i32 (hCard[0], SPC_TRIG_EXTO_MODE, SPC_TM_POS);

// start the cards and wait for them a maximum of 1 second to be ready
spcm_dwSetParam_i32 (hSync, SPC_TIMEOUT, 1000);
spcm_dwSetParam_i32 (hSync, SPC_TIMEOUT, 1000);
spcm_dwSetParam_i32 (hSync, SPC_MZCMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER);
if (spcm_dwSetParam_i32 (hSync, SPC_MZCMD, M2CMD_CARD_WAITREADY) == ERR_TIMEOUT)
    printf ("Timeout occured - no trigger received within time\n")</pre>
```



Using one of the wait commands for the Star-Hub will return as soon as the card holding the Star-Hub has reached this state. However when synchronizing cards with different sampling rates or different memory sizes there may be other cards that still haven't reached this level.

Error Handling

The Star-Hub error handling is similar to the card error handling and uses the function spcm_dwGetErrorInfo_i32. Please see the example in the card error handling chapter to see how the error handling is done.

Excluding cards from trigger synchronization

When synchronizing cards with the Star-Hub option it is possible and most likely to synchronize clock and trigger. For some applications it can be useful to synchronize the sampling clock only for one or multiple cards. This can be useful, when acquisition cards are synchronized together with one or multiple generation cards. When these cards are used to feed a DUT (device under test) with signals and the result/reaction is to be recorded, it is often necessary that the generation is in progress before the acquisition can begin.

For such applications it is possible to exclude one or multiple of the synchronized cards from receiving the Star-Hub trigger:

Register	Value	Direction	Description
SPC_SYNC_NOTRIGSYNCMASK	49210	read/write	Bitmask that defines which of the connected cards is using its own trigger engine as trigger source instead of using the synchronization trigger. If set to 1, a card only uses the synchronization clock, when set to 0 the card uses also the synchronization trigger. By default this mask is set to 0 for all cards.

The following example shows, how to exclude certain cards from receiving the synchronization trigger:

```
spcm_dwSetParam_i32 (hSync, SPC_SYNC_NOTRIGSYNCMASK, 0x00000005); // Exclude cards 0 and 2 from sync trigger
```



By default all cards that are enabled for synchronization are set to take part in clock and trigger synchronization.

SH-Direct: using the Star-Hub clock directly without synchronization

Starting with driver version 1.26 build 1754 it is possible to use the clock from the Star-Hub just like an external clock and running one or more cards totally independent of the synchronized card. The mode is by example useful if one has one or more output cards that run continuously in a loop and are synchronized with Star-Hub and in addition to this one or more acquisition cards should make multiple acquisitions but using the same clock.

For all M2i cards is is also possible to run the "slave" cards with a divided clock. Therefore please program a desired divided sampling rate in the SPC_SAMPLERATE register (example: running the Star-Hub card with 10 MS/s and the independent cards with 1 MS/s). The sampling rate is automatically adjusted by the driver to the next matching value.

Option Star-Hub Software Interface

What is necessary?

- All cards need to be connected to the Star-Hub
- The card(s) that should run independently can not hold the Star-Hub
- The card(s) with the Star-Hub must be setup to synchronization even if it's only one card
- The synchronized card(s) have to be started prior to the card(s) that run with the direct Star-Hub clock

<u>Setup</u>

At first all cards that should run synchronized with the Star-Hub are set-up exactly as explained before. The card(s) that should run independently and use the Star-Hub clock need to use the following clock mode:

Register		Value	Direction	Description
SPC_CLOCKMODE		20200	read/write	Defines the used clock mode
SPC_CM_SHDIRECT 128 Uses the c		Uses the clock	from the Star-Hub as if this was an external clock	

When using SH_Direct mode, the register call to SPC_CLOCKMODE enabling this mode must be written before initiating a card start command to any of the connected cards. Also it is not allowed to be modified later in the programming sequence to prevent the driver from calculating wrong sample rates.



<u>Example</u>

In this example we have one generator card with the Star-Hub mounted running in a continuous loop and one acquisition card running independently using the SH-Direct clock.

```
// setup of the generator card
7/ setup of the generator Card
spcm_dwSetParam_i32 (hCard[0], SPC_CARDMODE, SPC_REP_STD_SINGLE);
spcm_dwSetParam_i32 (hCard[0], SPC_LOOPS, 0);
spcm_dwSetParam_i32 (hCard[0], SPC_CLOCKMODE, SPC_CM_INTPLL);
spcm_dwSetParam_i32 (hCard[0], SPC_SAMPLERATE, MEGA(1));
                                                                                               // infinite data replay
spcm dwSetParam i32 (hCard[0], SPC TRIG ORMASK, SPC TM SOFTWARE);
spcm_dwSetParam_i32 (hSync, SPC_SYNC_ENABLEMASK, 0x0001); // card 0 is the generator card spcm_dwSetParam_i32 (hSync, SPC_SYNC_CLKMASK, 0x0001); // only for M2i/M3i cards: set 0
                                                                      0x0001); // only for M2i/M3i cards: set ClkMask
// Setup of the acquisition card (waiting for external trigger)
spcm_dwSetParam_i32 (hCard[1], SPC_CARDMODE, SPC_REC_STD_SINGLE);
spcm_dwSetParam_i32 (hCard[1], SPC_CLOCKMODE, SPC_CM_SHDIRECT);
spcm_dwSetParam_i32 (hCard[1], SPC_SAMPLERATE, MEGA(1));
spcm_dwSetParam_i32 (hCard[1], SPC_TRIG_ORMASK, SPC_TMASK_EXTO);
spcm_dwSetParam_i32 (hCard[1], SPC_TRIG_EXTO_MODE, SPC_TM_POS);
// now start the generator card (sync!) first and then the acquisition card spcm_dwSetParam_i32 (hSync, SPC_TIMEOUT, 1000);
spcm_dwSetParam_i32 (hSync, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER);
// start first acquisition
spcm_dwSetParam_i32 (hCard[1], SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_CARD_WAITREADY);
// process data
// start next acquistion
spcm_dwSetParam_i32 (hCard[1], SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_CARD_WAITREADY);
// process data
```

Digital mode selection Option Digital inputs

Option Digital inputs

This option allows the user to acquire additional digital channels synchronous and phase stable along with the analog data.

Digital mode selection

The M2i.49xx cards allow to select different modes for the acquisition of additional digital channels on a per channel base. Each channel can be defined to record either no digital channels, or to acquire two or four digital channels that then will be multiplexed with the analog samples, which are therefore reduced in their resolution.

Additionally it is also possible to totally replace one analog channel of the first module (channel 0 up to channel 3) and one analog channel of the second module (channel 4 up to channel 7, if available) with their corresponding digital channels dig0...dig15 and dig16...dig31 respectively. The following table lists the related registers and values to set up the digital acquisition:

Register Value		Direction	Description		
SPC_DIGITALMODE0 110200		110200	read/write	Sets the digital mode for channel 0	
SPC_DIGITALMODE1 110201		read/write	Sets the digital mode for channel 1		
SPC_DIGITALMODE2 110202		110202	read/write	Sets the digital mode for channel 2	
SPC_DIGITALMODE3 11020		110203	read/write	Sets the digital mode for channel 3	
SPC_DIGITALMODE4 11		110204	read/write	Sets the digital mode for channel 4	
SPC_DIGITALMODE5		110205	read/write	Sets the digital mode for channel 5	
SPC_DIGITALMODE6 1		110206	read/write	Sets the digital mode for channel 6	
SPC_DIC	SPC_DIGITALMODE7		read/write	Sets the digital mode for channel 7	
	SPC_DIGITALMODE_OFF 0		Disables digital channel acquisition on the channel. Full 16bit ADC resolution is used for analog samples.		
SPC_DIGITALMODE_2BIT 1		Enables 2 digital channel to be acquired on the channel. ADC resolution is reduced to 14 bit for analog samples.			
	SPC_DIGITALMODE_4BIT 2 SPC_DIGITALMODE_CHREPLACE 3		Enables 4 digital channel to be acquired on the channel. ADC resolution is reduced to 12 bit for analog samples.		
			Enables 16 di	Enables 16 digital channels to replace the analog sample for the particular channel.	



Enabling any other mode than SPC_DIGITALMODE_OFF is only possible if the option "digital inputs" is installed on the board.

Sample format

The 16 bit A/D samples are stored in twos complement in the 16 bit data word. 16 bit resolution means that data is ranging from - 32768...to...+32767. In standard mode the complete 16 bit contain the information of the A/D samples. If digital inputs are activated, depending on the digital mode these inputs are either stored in the upper bits or completely replace one A/D channel:

Bit	SPC_DIGITALMODE_OFF No digital bits are acquired	SPC_DIGITALMODE_4BIT A/D channel acquisition is reduced to 12 bit resolution	SPC_DIGITALMODE_2BIT A/D channel acquisition is reduced to 14 bit resolution	SPC_DIGITALMODE_CHREPLACE One A/D channel is completely replaced by 16 digital channels
D15	ADx Bit 15 (MSB)	Digital bit 3 of channel x	Digital bit 1 of channel x	Digital bit 15 (digital bit 31)
D14	ADx Bit 14	Digital bit 2 of channel x	Digital bit 0 of channel x	Digital bit 14 (digital bit 30)
D13	ADx Bit 13	Digital bit 1 of channel x	ADx Bit 15 (MSB)	Digital bit 13 (digital bit 29)
D12	ADx Bit 12	Digital bit 0 of channel x	ADx Bit 14	Digital bit 12 (digital bit 28)
D11	ADx Bit 11	ADx Bit 15 (MSB)	ADx Bit 13	Digital bit 11 (digital bit 27)
D10	ADx Bit 10	ADx Bit 14	ADx Bit 12	Digital bit 10 (digital bit 26)
D9	ADx Bit 9	ADx Bit 13	ADx Bit 11	Digital bit 9 (digital bit 25)
D8	ADx Bit 8	ADx Bit 12	ADx Bit 10	Digital bit 8 (digital bit 24)
D7	ADx Bit 7	ADx Bit 11	ADx Bit 9	Digital bit 7 (digital bit 23)
D6	ADx Bit 6	ADx Bit 10	ADx Bit 8	Digital bit 6 (digital bit 22)
D5	ADx Bit 5	ADx Bit 9	ADx Bit 7	Digital bit 5 (digital bit 21)
D4	ADx Bit 4	ADx Bit 8	ADx Bit 6	Digital bit 4 (digital bit 20)
D3	ADx Bit 3	ADx Bit 7	ADx Bit 5	Digital bit 3 (digital bit 19)
D2	ADx Bit 2	ADx Bit 6	ADx Bit 4	Digital bit 2 (digital bit 18)
D1	ADx Bit 1	ADx Bit 5	ADx Bit 3	Digital bit 1 (digital bit 17)
D0	ADx Bit O (LSB)	ADx Bit 4 (LSB)	ADx Bit 2 (LSB)	Digital bit 0 (digital bit 16)

Converting ADC samples to voltage values

The Spectrum driver also contains a register that holds the value of the decimal value of the full scale representation of the installed ADC. This value should be used when converting ADC values (in LSB) into real-world voltage values, because this register also automatically takes any specialities into account, such as slightly reduced ADC resolution with reserved codes for gain/offset compensation.

Register	Value	Direction	Description
SPC_MIINST_MAXADCVALUE	1126	read	Contains the decimal code (in LSB) of the ADC full scale value.

In case of a board that uses an 8 bit ADC that provides the full ADC code (without reserving any bits) the returned value would be 128. The the peak value for a ± 1.0 V input range would be 1.0 V (or 1000 mv).

A returned sample value of for example +49 (decimal, two's complement, signed representation) would then convert to:

$$V_{in} = 49 \times \frac{1000 \text{ mV}}{128} = 382.81 \text{ mV}$$

A returned sample value of for example -55 (decimal) would then convert to:

$$V_{in} = -55 \times \frac{1000 \text{ mV}}{128} = -429.69 \text{ mV}$$

When converting samples that contain any additional data such as for example additional digital channels or overrange bits, this extra information must be first masked out and a proper sign-extension must be performed, before these values can be used as a signed two's complement value for above formulas.



Pin assignment digital channels

The pin assignment of the digital channels and details about the connector and the flat-ribbon cable can be found in the chapter "Pin assignment of the multipin connector" in the appendix of this manual.

Electrical specifications

The electrical specifications of the digital inputs option can be found either in the technical data section of this manual or in the datasheet.

Option Embedded Server



The option turns the digitizerNETBOX/generatorNETBOX in a powerful PC that allows to run own programs on a small and remote data acquisition system. The digitizerNETBOX/generatorNETBOX is enhanced by more memory, a powerful CPU, a freely accessable internal SSD and a remote software development access method.

The digitizerNETBOX/generatorNETBOX can either run connected to LAN or it can run totally independent, storing/replaying data to/from the internal SSD. The original digitizerNETBOX/generatorNETBOX

remote instrument functionality is still 100% available. Running the embedded server option it is possible to pre-calculate results based on the acquired data, pre-calculate generator data, store acquisitions locally and to transfer just the required data or results parts in a client-server based software structure. A different example for the digitizerNETBOX embedded server is surveillance/logger application which can run totally independent for days and send notification emails only over LAN or offloads stored data as soon as it's connected again.

Access to the embedded server is done through a standard text based Linux shell based on the ssh secure shell.

Acessing the Embedded Server

Access to the Embedded Server is only available if that particular option is installed. As this option is a combination of hardware features and software access a later update with that options needs some factory work. As long as no one uses the embedded server connection and no programs are placed in the autostart folder, the digitizerNETBOX/generatorNETBOX will behave just like a standard digitizerNETBOX or generatorNETBOX and can be used as a remote LXI device.

SSH Connection

The embedded server is accessed using a standard SSH (secure shell) connection. Please install a SSH client on your working system and connect to the digitizerNETBOX/generatorNETBOX IP address (found in the control center) using port 22. Any SSH compatible client will do the job.


An example for a Windows based SSH client is PuTTY which shown on the right.

You may enter the login parameters here also and save a session for faster access.

Login

Login is done using a separate user space with some restricted access to the system. A login as root isn't possible due to security and system stability reasons. Please use the following default user settings:





Mounting network folders

Network folders can be mounted and unmounted using the standard Linux mount/unmount command. Please note that you need root rights to do a mounting/unmounting of a network folder. You get root rights for this command by using the "sudo" command which gives you root rights for some dedicated commands.

Mounting a test folder from a Windows server with active directory may look like this:

```
cd
mkdir tmp
sudo mount -t cifs //192.168.169.123/tmp tmp -o user=YourUsername,domain=YourDomain,password=YourPassword
```

You may unmount the folder again with:


```
sudo umount tmp
```

Access to the /etc/fstab table is not available.

Access to NTP (Network Time Protocol)

You access NTP with (requires firmware version V34 or newer):

sudo /usr/sbin/sntp -s de.pool.ntp.org



Option Embedded Server Programming

Editors

As a default there are two standard editors installed on the system:

- GNU nano
- vim

Installing packages

Any matching RPM modules can be installed to the system using root rights and the rpm packet manager:

```
sudo rpm -ihv mypackage.rpm
```

Programming

For general information on programming of the internal Spectrum cards please have a look through the complete manual. Programming the cards inside the Embedded Server is 100% similar to programming of the cards of any other host system.

Accessing the cards

Depending on the type of digitizerNETBOX/generatorNETBOX that you have there might be one or two cards installed in the system. If two cards are installed then there is also a Star-Hub installed. Please refer to the chapter "Introduction - Internal Digitizer Modules" or "Introduction - Internal Generator Modules" respectively to see how many digitizers are installed in your digitizerNETBOX/generatorNETBOX and whether a starhub is present or not.

As an example, for a DN2.491-16 you will find the information that you have 2 cards M2i.4912-exp and one Star-Hub installed. Accessing these components is done with the following handles:

```
1st card: "/dev/spcm0"
2nd card: "/dev/spcm1"
Star-Hub: "sync0"
```

Examples

The home folder "examples-cpp" contains all Linux based examples that are currently available. Please use and modify these examples for your own programs as you like.

The sub-folder "netbox_embedded_server" contains some additional examples for using the embedded server features. The following examples are available:

Client/Server

A simple example showing the communication over TCP/IP between the digitizerNETBOX/generatorNETBOX (server) and the host PC (client). The server is running an acquisition in FIFO Multiple Recording mode and calculates minimum and maximum value from every block. These results are then sent to the client program for further processing. In our example the results are simply printed to console.

Please change the TCP/IP settings inside the client program to your local settings to get it running.

simple rec fifo mail

This example will run a FIFO multi acquisition and send a mail for each acquired segment as a SBench6 - compatible binary file and text header for that file. The example can easily be modified and used as a base for a monitoring application.

Please be sure to change the email settings to a server and port settings that is available on your system.

Please keep in mind that a high trigger frequency will flood your mailserver with emails which might trigger some spam detection mechanisms. You should therefore use this example only with single trigger events.

<u>dbus</u>

This is an example on how to connect to the digitizerNETBOX/generatorNETBOX internal signals (currently only LAN state).

Autostart

All executable files in the autostart folder will automatically be executed on system start-up. Please place any program in here that should run automatically after powering the system. It is requested to use the "fork()" command to continue a program or a service in the background if multiple commands should be running.

The autoastart feature can be turned off using the web interface in case that some failing program prevents the machine from starting.

Programming Option Embedded Server

LEDs

The digitizerNETBOX/generatorNETBOX LEDs can be accessed using the special system command "netbox_led_client". Calling this system command from inside a C++ program is shown in the client-server example.

The following commands will manipulate the Arm/Trig and Connected LEDs on the frontplate:

```
system ("netbox_led_client armgreen=1");
system ("netbox_led_client armgreen=0");
system ("netbox_led_client conngreen=1");
system ("netbox_led_client conngreen=0");
```

Appendix Error Codes

Appendix

Error Codes

The following error codes could occur when a driver function has been called. Please check carefully the allowed setup for the register and change the settings to run the program.

error name	value (hex)	value (dec.)	error description	
ERR_OK	Oh	0	Execution OK, no error.	
ERR_INIT	1 h	1	An error occurred when initializing the given card. Either the card has already been opened by another process or an hardware error occurred.	
ERR_TYP	3h	3	Initialization only: The type of board is unknown. This is a critical error. Please check whether the board is correctly plugged in the slot and whether you have the latest driver version.	
ERR_FNCNOTSUPPORTED	4h	4	This function is not supported by the hardware version.	
ERR_BRDREMAP	5h	5	The board index re map table in the registry is wrong. Either delete this table or check it carefully for double values.	
err_kernelversion	6h	6	The version of the kernel driver is not matching the version of the DLL. Please do a complete re-installation of the hardware driver. This error normally only occurs if someone copies the driver library and the kernel driver manually.	
err_hwdrvversion	7h	7	The hardware needs a newer driver version to run properly. Please install the driver that was delivered together with the card.	
err_adrrange	8h	8	One of the address ranges is disabled (fatal error), can only occur under Linux.	
err_invalidhandle	9h	9	The used handle is not valid.	
err_boardnotfound	Ah	10	A card with the given name has not been found.	
err_boardinuse	Bh	11	A card with given name is already in use by another application.	
ERR_EXPHW64BITADR	Ch	12	Express hardware version not able to handle 64 bit addressing -> update needed.	
err_fwversion	Dh	13	Firmware versions of synchronized cards or for this driver do not match -> update needed.	
ERR_SYNCPROTOCOL	Eh	14	Synchronization protocol versions of synchronized cards do not match -> update needed	
ERR_LASTERR	10h	16	Old error waiting to be read. Please read the full error information before proceeding. The driver is locked until the error information has been read.	
err_boardinuse	11h	17	Board is already used by another application. It is not possible to use one hardware from two different programs at the same time.	
ERR_ABORT	20h	32	Abort of wait function. This return value just tells that the function has been aborted from another thread. The driver	
ERR_BOARDLOCKED	30h	48	library is not locked if this error occurs. The card is already in access and therefore locked by another process. It is not possible to access one card through	
ERR_DEVICE_MAPPING	32h	50	multiple processes. Only one process can access a specific card at the time. The device is mapped to an invalid device. The device mapping can be accessed via the Control Center.	
ERR_NETWORKSETUP	40h	64	The network setup of a digitizerNETBOX has failed.	
ERR_NETWORKTRANSFER	41h	65	The network data transfer from/to a digitizerNETBOX has failed.	
ERR_FWPOWERCYCLE	42h	66	Power cycle (PC off/on) is needed to update the card's firmware (a simple OS reboot is not sufficient!)	
ERR_NETWORKTIMEOUT	43h	67	A network timeout has occurred.	
	44h	68	The buffer size is not sufficient (too small).	
ERR_BUFFERSIZE			,	
ERR_RESTRICTEDACCESS	45h	69	The access to the card has been intentionally restricted.	
ERR_INVALIDPARAM	46h	70	An invalid parameter has been used for a certain function.	
ERR_TEMPERATURE	47h	71	The temperature of at least one of the card's sensors measures a temperature, that is too high for the hardware.	
ERR_REG	100h	256	The register is not valid for this type of board.	
ERR_VALUE	101h	257	The value for this register is not in a valid range. The allowed values and ranges are listed in the board specific documentation.	
ERR_FEATURE	102h	258	Feature (option) is not installed on this board. It's not possible to access this feature if it's not installed.	
err_sequence	103h	259	Command sequence is not allowed. Please check the manual carefully to see which command sequences are possible.	
ERR_READABORT	104h	260	Data read is not allowed after aborting the data acquisition.	
ERR_NOACCESS	105h	261	Access to this register is denied. This register is not accessible for users.	
ERR_TIMEOUT	107h	263	A timeout occurred while waiting for an interrupt. This error does not lock the driver.	
ERR_CALLTYPE	108h	264	The access to the register is only allowed with one 64 bit access but not with the multiplexed 32 bit (high and low double word) version.	
ERR_EXCEEDSINT32	109h	265	The return value is int32 but the software register exceeds the 32 bit integer range. Use double int32 or int64 accesses instead, to get correct return values.	
ERR_NOWRITEALLOWED	10Ah	266	The register that should be written is a read-only register. No write accesses are allowed.	
ERR_SETUP	10Bh	267	The programmed setup for the card is not valid. The error register will show you which setting generates the error mes-	
			sage. This error is returned if the card is started or the setup is written.	
ERR_CLOCKNOTLOCKED	10Ch	268	Synchronization to external clock failed: no signal connected or signal not stable. Please check external clock or try to use a different sampling clock to make the PLL locking easier.	
ERR_MEMINIT	10Dh	269	On-board memory initialization error. Power cycle the PC and try another PCle slot (if possible). In case that the error persists, please contact Spectrum support for further assistance.	
ERR_POWERSUPPLY	10Eh	270	On-board power supply error. Power cycle the PC and try another PCle slot (if possible). In case that the error persists, please contact Spectrum support for further assistance.	
err_adccommunication	10Fh	271	Communication with ADC failed.P ower cycle the PC and try another PCle slot (if possible). In case that the error persists, please contact Spectrum support for further assistance.	
err_channel	110h	272	The channel number may not be accessed on the board: Either it is not a valid channel number or the channel is not accessible due to the current setup (e.g. Only channel 0 is accessible in interlace mode)	
err_notifysize	111h	273	The notify size of the last spcm_dwDefTransfer call is not valid. The notify size must be a multiple of the page size of 4096. For data transfer it may also be a fraction of 4k in the range of 16, 32, 64, 128, 256, 512, 1k or 2k. For ABA and timestamp the notify size can be 2k as a minimum.	
err_running	120h	288	The board is still running, this function is not available now or this register is not accessible now.	
ERR_ADJUST	130h	304	Automatic card calibration has reported an error. Please check the card inputs.	
ERR_PRETRIGGERLEN	140h	320	The calculated pretrigger size (resulting from the user defined posttrigger values) exceeds the allowed limit.	
ERR_DIRMISMATCH	141h	321	The direction of card and memory transfer mismatch. In normal operation mode it is not possible to transfer data from	
			PC memory to card if the card is an acquisition card nor it is possible to transfer data from card to PC memory if the card is a generation card.	
ERR_POSTEXCDSEGMENT	142h	322	The posttrigger value exceeds the programmed segment size in multiple recording/ABA mode. A delay of the multiple recording segments is only possible by using the delay trigger!	
err_segmentinmem	143h	323	Memsize is not a multiple of segment size when using Multiple Recording/Replay or ABA mode. The programmed segment size must match the programmed memory size.	
ERR_MULTIPLEPW	144h	324	Multiple pulsewidth counters used but card only supports one at the time.	

Error Codes Appendix

error name	value (hex)	value (dec.)	error description
err_nochannelpwor	145h	325	The channel pulsewidth on this card can't be used together with the OR conjunction. Please use the AND conjunction of the channel trigger sources.
err_andormaskovrlap	146h	326	Trigger AND mask and OR mask overlap in at least one channel. Each trigger source can only be used either in the AND mask or in the OR mask, no source can be used for both.
err_andmaskedge	147h	327	One channel is activated for trigger detection in the AND mask but has been programmed to a trigger mode using an edge trigger. The AND mask can only work with level trigger modes.
ERR_ORMASKLEVEL	148h	328	One channel is activated for trigger detection in the OR mask but has been programmed to a trigger mode using a level trigger. The OR mask can only work together with edge trigger modes.
ERR_EDGEPERMOD	149h	329	This card is only capable to have one programmed trigger edge for each module that is installed. It is not possible to mix different trigger edges on one module.
err_dolevelmindiff	14Ah	330	The minimum difference between low output level and high output level is not reached.
ERR_STARHUBENABLE	14Bh	331	The card holding the star-hub must be enabled when doing synchronization.
ERR_PATPWSMALLEDGE	14Ch	332	Combination of pattern with pulsewidth smaller and edge is not allowed.
ERR_PCICHECKSUM	203h	515	The check sum of the card information has failed. This could be a critical hardware failure. Restart the system and check the connection of the card in the slot.
ERR_MEMALLOC	205h	51 <i>7</i>	Internal memory allocation failed. Please restart the system and be sure that there is enough free memory.
ERR_EEPROMLOAD	206h	518	Timeout occurred while loading information from the on-board EEProm. This could be a critical hardware failure. Please restart the system and check the PCI connector.
ERR_CARDNOSUPPORT	207h	519	The card that has been found in the system seems to be a valid Spectrum card of a type that is supported by the driver but the driver did not find this special type internally. Please get the latest driver from www.spectrum-instrumentation.com and install this one.
err_configaccess	208h	520	Internal error occured during config writes or reads. Please contact Spectrum support for further assistance.
err_fifohwoverrun	301h	769	Hardware buffer overrun in FIFO mode. The complete on-board memory has been filled with data and data wasn't transferred fast enough to PC memory. If acquisition speed is smaller than the theoretical bus transfer speed please check the application buffer and try to improve the handling of this one.
err_fifofinished	302h	<i>7</i> 70	FIFO transfer has been finished, programmed data length has been transferred completely.
ERR_TIMESTAMP_SYNC	310h	784	Synchronization to timestamp reference clock failed. Please check the connection and the signal levels of the reference clock input.
ERR_STARHUB	320h	800	The auto routing function of the Star-Hub initialization has failed. Please check whether all cables are mounted correctly.
err_internal_error	FFFFh	65535	Internal hardware error detected. Please check for driver and firmware update of the card.

Spectrum Knowledge Base

You will also find additional help and information in our knowledge base available on our website:

https://spectrum-instrumentation.com/en/knowledge-base-overview

Details on M2i cards clock and trigger I/O section

The SMB clock and trigger I/O connectors of the M2i cards from Spectrum are protected against over voltage conditions.

For this purpose clamping diodes of the types 1N4148 are used. Both I/O lines are internally clamped to signal ground and to a specific clamping voltage named Vt* for the trigger and Vc* for the clock line. So when connecting sources with a higher level than the clamping voltage plus the forward voltage of typically 0.6..0.7 V will be the resulting maximum high-level level.


The maximum forward current limit for the used 1N4148 diodes is 100 mA.


When connecting a high performance clock or trigger source with the card's clock or trigger inputs, with logic high levels above the clamping voltage please make sure to not exceed the current limit of the clamping diodes.

This can most easily be ensured, when using the card's 50 Ohm termination and a series resistor of 33 Ohm up to 47 Ohm on the clock or trigger source.

To avoid floating levels with unconnected inputs, a pull up resistor of 4.7 kOhm to 3,3V is used on each line.

The following table shows the values for the both clamping voltages Vt* and Vc*:





Card series	Base Hardware Version	Vt*	Vc*	Trigger input 5.0 V tolerant	Clock input 5.0 V tolerant
M2i.xxxx	≤ V20	3.3 V	3.3 V	no	no
M2i.xxxx	> V20	5.0 V	3.3 V	yes	no
M2i.xxxx-exp	> V20	5.0 V	3.3 V	yes	no

For details on how to read out the base hardware version from the driver or where to find that information on the cards type plate please look up the relating sections in this manual.

